Nano-Power Integrated Circuits for Energy Harvesting by Dini, Michele
 Alma Mater Studiorum – Università di Bologna 
 
Dottorato di Ricerca in Tecnologie 
dell’Informazione 
Ciclo XXVII 
 
Settore concorsuale di afferenza:  09/E3 
Settore scientifico disciplinare:  ING-INF/01 
 
 
 
 
 
NANO-POWER INTEGRATED 
CIRCUITS FOR ENERGY HARVESTING 
 
 
 
 
Tesi di dottorato di 
MICHELE DINI 
 
 
 
 
Coordinatore Dottorato: Relatori: 
 
Prof. CLAUDIO FIEGNA Prof. ALDO ROMANI  
 Prof. MARCO TARTAGNI  
 
 
Esame finale anno 2015 
 
   i
Abstract 
The energy harvesting research field has grown considerably in the last decade 
due to increasing interests in energy autonomous sensing systems, which require 
smart and efficient interfaces for extracting power from energy source and power 
management (PM) circuits. This thesis investigates the design trade-offs for 
minimizing the intrinsic power of PM circuits, in order to allow operation with very 
weak energy sources. For validation purposes, three different integrated power 
converter and PM circuits for energy harvesting applications are presented. They have 
been designed for nano-power operations and single-source converters can operate 
with input power lower than 1 μW. 
The first IC is a buck-boost converter for piezoelectric transducers (PZ) 
implementing Synchronous Electrical Charge Extraction (SECE), a non-linear energy 
extraction technique. Moreover, Residual Charge Inversion technique is exploited for 
extracting energy from PZ with weak and irregular excitations (i.e. lower voltage), 
and the implemented PM policy, named Two-Way Energy Storage, considerably 
reduces the start-up time of the converter, improving the overall conversion 
efficiency. 
The second proposed IC is a general-purpose buck-boost converter for low-
voltage DC energy sources, up to 2.5 V. An ultra-low-power MPPT circuit has been 
designed in order to track variations of source power. Furthermore, a capacitive boost 
circuit has been included, allowing the converter start-up from a source voltage 
VDC0 = 223 mV. A nano-power programmable linear regulator is also included in 
order to provide a stable voltage to the load. 
The third IC implements an heterogeneous multisource buck-boost converter. It 
provides up to 9 independent input channels, of which 5 are specific for PZ (with 
SECE) and 4 for DC energy sources with MPPT. The inductor is shared among 
channels and an arbiter, designed with asynchronous logic to reduce the energy 
consumption, avoids simultaneous access to the buck-boost core, with a dynamic 
schedule based on source priority. 
 ii 
  
   iii
Contents 
 
Abstract ................................................................................................. i 
Contents .............................................................................................. iii 
Chapter 1 Introduction ....................................................................... 1 
1.1 Energy Harvesting ..................................................................... 1 
1.2 Energy Sources and Models ...................................................... 3 
1.3 Energy Harvesting Interfaces ..................................................... 5 
1.3.1 Synchronous Electrical Charge Extraction ............................ 5 
1.3.2 DC-DC Converters ............................................................... 7 
1.4 Multi-source Energy Harvesting ................................................. 9 
1.5 Thesis Organization .................................................................. 11 
Chapter 2 Energy Aware Circuital Blocks ......................................... 13 
2.1 Bias generation and Under-Voltage Lock-Out ............................ 13 
2.2 Comparators ............................................................................ 15 
2.3 Enhanced Negative Voltage Converter ...................................... 17 
2.4 Higher Supply ........................................................................... 18 
2.5 Peak Detector .......................................................................... 19 
Chapter 3 Piezoelectric Energy Harvesting ...................................... 21 
3.1 Residual Charge Injection ......................................................... 21 
3.2 Two-Way Energy Storage Policy ............................................... 27 
3.3 Architecture of Single Source SECE Converter .......................... 31 
3.4 Experimental Results ................................................................ 39 
3.4.1 Intrinsic energy consumption ............................................... 40 
3.4.2 TWS performance improvement .......................................... 42 
3.4.3 Conversion efficiency .......................................................... 43 
3.4.4 RCI .................................................................................... 45 
 iv 
Chapter 4 Low Voltage DC Energy Harvesting ................................. 47 
4.1 Architecture of Single Source Low Voltage DC Converter .......... 47 
4.2 Main Converter......................................................................... 49 
4.2.1 Two-way Energy Storage Policy .......................................... 50 
4.2.2 Maximum Power Point Tracking .......................................... 51 
4.2.3 Energy Extraction Cycle ...................................................... 53 
4.2.4 Logic controller ................................................................... 54 
4.3 Low Voltage Start-up ................................................................ 55 
4.4 Output Regulation .................................................................... 58 
4.5 Experimental Results ................................................................ 59 
4.5.1 Functional tests .................................................................. 60 
4.5.2 Quiescent current ............................................................... 60 
4.5.3 Efficiency ........................................................................... 61 
4.5.4 Energy per conversion cycle ............................................... 63 
4.5.5 Minimum and maximum input power ................................... 63 
4.5.6 Start-up Circuit ................................................................... 64 
4.5.7 Low Drop-out Regulator ...................................................... 66 
4.5.8 Results Discussion ............................................................. 67 
Chapter 5 Heterogeneous Multisource Energy Harvesting .............. 69 
5.1 Architecture.............................................................................. 69 
5.2 PZ Channels Interfaces ............................................................ 73 
5.3 DC Channels Interfaces ............................................................ 74 
5.4 Buck-boost Converter ............................................................... 77 
5.5 Arbitering of Multiple Sources ................................................... 80 
5.6 Analysis of Maximum Input Power ............................................. 82 
5.7 Experimental Results ................................................................ 85 
5.7.1 Static consumption ............................................................. 85 
5.7.2 Conversion efficiency ......................................................... 88 
   v
5.7.3 Dynamic consumption ......................................................... 90 
5.7.4 Input power boundaries ...................................................... 92 
5.7.5 Summary ............................................................................ 92 
Conclusions ......................................................................................... 95 
Bibliography ........................................................................................ 99 
 
  
 vi 
 
   1
Chapter 1  
Introduction 
1.1 Energy Harvesting 
In the last decade, the research interest in the energy harvesting field has grown 
considerably. Researches and industries are working on technologies able to supply 
micro-systems and sensing devices from environmental energy, thus enabling life 
extension of batteries. Another important aspect is the possibility of designing self -
powered battery-less circuits, such for example the SSHI interface in [1] or the SECE 
circuit in [2], consuming only few μA and exploiting vibrational energy harvesting. 
This aim is particularly attracting, since replacing or recharging batteries is often 
problematic, if possible at all. The most frequently envisaged applications include 
monitoring of physiological parameters [3], long-term environmental sensing [4], 
structural health monitoring [5],[6], and industrial automation [7]. At the present 
time, most portable devices rely on electrochemical cells, and the potential of energy 
harvesting is still far from being fully deployed. One of the main hurdles is the 
difficulty of achieving a positive power budget on the energy harvesting interface, 
especially in size-constrained systems. Since energy transducers and materials deliver 
limited power densities down to few µW/cm
2
 [8], the available power is reduced as 
system geometries shrink.  
On the other hand, the baseline system consumption is set by the intrinsic 
consumption of the power converter and by the stand-by consumption of application 
circuits. In fact, in order to harvest as much energy as possible, the power converter 
should always be enabled. Disengaging from typical battery constraints (e.g. 
charging, leakage, temperature limitations, degradation over time, replacement) can 
be the starting point for self-powered pervasive sensing and monitoring applications. 
Electrical charge, and thus energy, is usually stored on low-leakage capacitors sized 
according to the application and the actual load requirements. In many targeted 
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applications of wireless sensor networks this constraint requires the use of 
supercapacitors [9], fostered by significant advances towards the reduction of 
geometries [10] and leakage currents [11]. On the other hand, the use of large 
capacitances in resonant power converters such as the previously mentioned ones, 
combined with the further constraint of designing micro-power control circuits with 
limited operating frequencies and bandwidths, may lead to low electrical quality 
factors, as it will be pointed out later on. 
Recently, several integrated power converters for energy harvesting [12]–[15] 
have been proposed with power consumption in the order of hundreds of nW. Silicon 
implementation of converters allows, besides a smaller footprint and more complex 
and fully customizable architectures, a reduction of power of at least an order of 
magnitude with respect to optimized discrete components realizations  [16]. Indeed, 
specific energy aware circuital design techniques, converter topology and silicon 
implementation allow the exploitation of ultra-low power sources with a positive 
output energy budget. The use of such sources, and of the associated power levels, 
would be prevented by a design using discrete components and the harvesting 
effectiveness is likely to be compromised. 
A growing effort is also oriented to the miniaturization of transducers, key aspect 
for unobtrusive applications [17]. This means that energy harvesting systems and 
applications have to deal with very limited power levels, since optimized electro -
mechanical designs with macro-scale transducers yield power densities as low as 10-
100 μW/cm3 in many practical cases [8]. In addition, the current trend is to further 
shrink down transducers with MEMS fabrication processes [18], [19], with available 
power levels down to few μW. For this reason, a special care has to be put in 
designing efficient electrical interfaces for power conversion and energy storage with 
very low intrinsic consumption and power losses. Another possibility is offered by 
the use of microelectronic substrates: on-chip photovoltaic generation with integrated 
photodiodes [20][21]. In this case, a power converter circuit should manage source 
voltages as low as few hundreds mV and power levels up to tens of µW. A nanowire 
solar cells power battery charger with reconfigurable circuit power and clock speed 
has been presented in [22]. 
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In order to go beyond the µW barrier, it becomes essential to exploit the  modern 
microelectronic processes and their very low parasitics, along with the development 
of specific nano-power circuit design techniques. Many integrated power converters 
have been reported in literature which are tailored for different types of energy 
transducers. As an example, in [23][24] an integrated power management circuit for 
DC sources is reported to draw 330 nA with the ability of handling battery charging 
and cold start-up from input voltages down to 300 mV. Other reported solutions 
[25][26], with comparable power consumption, are able to deal with multiple types of 
transducers. In all the above cases, boost (or buck-boost) switching power conversion 
has been adopted, and FOCV MPPT was assumed to be a good compromise between 
converted and consumed power. An alternative buck switching converter with 
dynamic on-off time calibration and a regulated output voltage was reported to 
consume 217 nW [27].  
However, differently from boost converters, buck topologies are not suitable for 
long-term energy accumulation. They are intrinsically limited in terms of voltage 
achievable on the output capacitor. Other types of power converter circuits based on 
inductor-less charge pumps [28] have also been proposed with comparable intrinsic 
consumption and activation voltages down to 150 mV [29]. On the other hand, the 
efficiency of charge pumps is typically lower than that of switching converters, and 
reaches values up to 72% in the latter case. The problem of activation voltage is of 
particular relevancy in thermoelectric energy harvesting, as the TEG voltage can be 
as low as some tens of mV. However, once the converter has started, e.g. with an 
application specific cold start circuit as in [23] or with the use of a charged battery as 
in [30], the input operating voltage can be considerably lowered as long as the power 
budget remains positive. 
1.2 Energy Sources and Models 
Several environmental energy sources have been widely investigated in the last 
decade as vibrations [31], light [32], heat [33] or electromagnetic radiation from 
communication equipment [34]. All these energy types can be successfully exploited 
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with appropriate transducers, e.g. piezoelectric transducers (PZs) for generating 
power from vibrations, photovoltaic (PV) cells for sunlight or artificial indoor light, 
thermoelectric generators (TEGs) for heat flows in wearable and industrial 
applications, rectifying antennas for incident electromagnetic waves (RF). The 
evaluated sources differs in their power density [35] and in their output 
characteristics. Two groups of sources have been identified, and each of them has its 
peculiar characteristics. Electrical models for such sources exist and are described in 
the following sections. For clarity, the sources have been divided into two categories: 
a) capacitive AC sources, e.g. a PZ, and b) DC sources, considering PV cells, RF 
rectennas, TEGs. 
 
The model used for a PZ is shown in Fig. 1 (a). It is a simplification of [36] in 
which the electro-mechanical circuit models direct and indirect piezoelectric effect. 
The model used in this thesis, shown Fig. 1 (a), does not account for indirect 
piezoelectric effect and thus the damping due to energy extraction is neglected. 
However, even if damping is neglected, it provides a simple and good representation 
of PZ. In case of single sinusoidal excitation of the PZ, the following equation holds, 
in which VP0 is the open circuit amplitude and f is the frequency of vibrations: 
    ftVtV PPZ 2sin0 . (1.1) 
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Fig. 1. Circuital model of a PZ (a) and of a DC source (b), e.g. a TEG. 
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In order to provide a reference, input power PPZ,max available from the PZ, in case 
of sinusoidal excitation, can be expressed as the energy on CP at each peak of VPZ in a 
period T divided by T. The expression of PPZ,max is shown in (1.2). 
The model used to represent a DC source is shown Fig. 1 (b). It is composed by a 
time variable DC voltage source VDC0 and a series resistance RS. This model is suited 
for TEGs and, with some approximations, for RF rectennas [37]. The maximum 
power that can be extracted is expressed in (1.3) and the voltage VMPP at maximum 
power point (MPP) is VMPP = VDC0/2. The model of PV cells is different but, as will 
be shown in the following chapters, they can be assimilated to DC sources. Even the 
MPP is different and (1.3) is not valid in this case.  
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1.3 Energy Harvesting Interfaces 
1.3.1  Synchronous Electrical Charge Extraction 
Several non-linear approaches have been developed for extracting energy from 
vibrations with piezoelectric transducers. Converters range from classical full wave 
rectifiers with an integrated boost converter [38] or with a switched capacitor 
converter [39] to complex waveform tracking algorithms [1], [14], [40]–[43]. Among 
the latter category, it is worth to mention synchronous electrical charge extraction 
(SECE) [16], [40]. The SECE converter is depicted in Fig. 2 (a), and is substantially a 
buck-boost converter exploiting non-linear techniques and resonant circuits. Among 
the advantages of SECE, it can be highlighted that: (a) the offset introduced by 
charge extraction increases the peak-to-peak voltage up to two times; (b) power 
conversion tracks, by definition, the input vibrations and generally outperforms 
passive interfaces, especially with irregular and weak vibrations; (c) differently from 
other approaches, such as passive interfaces [44], synchronized switch harvesting on 
inductor (SSHI) [1], active energy harvesting [43],[44] and single-supply pre-biasing 
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[47], the power source is kept disconnected from the load. This makes conversion 
efficiency quite constant in a wide range of conditions. The PZs have been modelled 
with the first-order capacitive model shown in Fig. 2 (b), which is a reasonable 
approximation in most applications. In general, when PZs have a high electro-
mechanical coupling, a more complex representation of a PZ [2] should be adopted in 
order to account for the mechanical damping induced by the power converter. 
However, for the purposes of this work, the model of a PZ will be satisfactorily 
composed by the vibration driven current source IPZ(t) connected in parallel with the 
transducer capacitor CP. With SECE, energy is extracted synchronously with each 
peak of VPZ(t) as shown in Fig. 2 (c). Three phases can be distinguished in an energy 
conversion cycle, namely PHA, PHB and PHC. The latter phase PHC, is an idle phase 
between two energy extraction cycles. In the first phase PHA, energy is transferred 
from CP to the magnetic field in the inductor L. In the second phase PHB, energy is 
shifted from L into the storage capacitor CST. Since CP is discharged at every 
activation, SECE applies a voltage offset on CP at the beginning of each elongation. 
 
Fig. 2. (a) Circuit schematic for SECE from a PZ, (b) simplified PZ model valid for 
loosely coupled transducers, (c) sketch of typical waveforms,  not to scale, in a SECE 
converter with energy extraction phases highlighted. 
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This doubles the peak-to-peak voltage and boosts the available energy [16]. In 
addition, since the output node is never directly connected to the input PZ source, the 
SECE converter makes energy conversion efficiency from PZs independent from the 
values of VPZ and VST. With respect to a bare passive diode interface, SECE requires 
an external inductor and an increase of design complexity. However, it will be shown 
that by exploiting IC technology, the impact of design complexity on the energy 
consumption of the control sub-system will be extremely weak. 
1.3.2 DC-DC Converters 
Many energy transducers have a DC output voltage, e.g. thermoelectric generators 
(TEGs), photovoltaic (PV) cells, RF rectennas. A maximum power point tracking 
(MPPT) circuit is mandatory in order to achieve a high conversion efficiency, which 
is essential when input power is very limited. Fig. 3 (a) depicts a buck-boost 
converter in an energy harvesting application storing energy in a capacitor CST, while 
Fig. 3 (b) shows a resistive model suitable to describe a generic DC source, in which 
RS is the internal source resistance. Since the target applications have potentially 
extremely low input power levels, the buck-boost converter is expected to operate in 
discontinuous conduction mode. Although the accuracy of the MPPT circuit is 
important, the power required for the MPP computation should still be a negligible  
share of the available power, being the shortage of input energy one of the main 
constraints. In this manuscript, as will be shown in Chapter 4, a fractional open 
circuit voltage technique [23] (FOCV) has been chosen for MPPT. It is a trade-off 
between accuracy and power absorption, as the FOCV is an a priori technique not 
requiring on-the-fly computations. Accuracy relies on the assumption that the MPP is 
predictable and depends only on the open circuit voltage VDC0, which is true for 
purely resistive sources as TEGs and an acceptable approximation for PV cells [48]–
[50]. The MPP voltage is computed as VMPP = βVDC0, where β depends on the type of 
transducer: for TEGs and resistive DC sources β = 0.5, while for PV cells literature 
reports values ranging from 0.71 to 0.82 [48], [49], so that β = 0.75 was 
conservatively chosen in order to prevent operation of the PV cells in the region in 
which the output current is exponentially decreasing.  
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Fig. 3 (c) illustrates typical waveforms during energy extraction from a generic 
DC source. Cb is an energy buffer used to reduce the switching frequency of the 
converter as dynamic power consumption is proportional to switching frequency. 
VMPP is kept as a reference and VDC is kept into a ±ΔVhystDC range, which is the 
hysteresis of the comparator that detects the conditions for starting and stopping the 
energy extraction cycle. As in SECE conversion, three phases PHA, PHB and PHC 
can be distinguished: in PHA energy is transferred into L and VDC then decreases; in 
PHB the energy is transferred from L to CST; PHC, which overlaps PHB, is an idle 
state in which the DC source charges Cb. 
 
 
 
 
Fig. 3. (a) Circuit diagram for DC-source harvesting; (b) model of a generic resistive 
DC source; (c) sketch of typical waveforms, not to scale, in a DC harvesting 
converter, with energy extraction phases highlighted and MPPT references. 
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1.4 Multi-source Energy Harvesting 
Typically, the available power in an energy harvesting scenario is in most cases 
constrained down to few μW or less [8], [51]. Hence, in order to achieve sufficient 
efficiency it is necessary to couple energy transducers with specific  power conversion 
and management circuits [52]–[55], with very low power consumption. In this 
context, many energy conversion techniques and circuits have been developed in the 
last years with the main purpose of enabling autonomous wireless sensing 
applications.  
One specific issue of energy harvesting, in addition to energy shortage, is the 
irregularity of energy flow. As an example, some energy sources are typically 
available only during specific parts of a day (e.g. sunlight) or undergo significant 
variations of intensity over time (e.g. vibrations from industrial machinery). When the 
involved power levels are very low and irregular, the combination of multiple energy 
sources of the same (e.g. only PZ) [16], [44], [56] or different types (e.g. TEGs and 
PV or other combinations) [57]–[60], is an effective solution for increasing the 
overall input power and the energetic reliability of the system. A multi-source multi-
type approach for energy harvesting is also a typical scenario for wearable electronics 
applications [33], [51], [61] in which energy can be extracted from ambient light, 
body movements and heat, and RF energy from communication devices. Another area 
of interest for multi-source harvesting is the integration of both the converter and the 
transducer in the same package or on the same silicon die as shown in previous works 
with MEMS piezoelectric transducers [54], [62], micro fabricated thermoelectric 
devices [63] and solar cells [64].  
Joining multiple energy flows is not a trivial task. The connection of N 
independent energy harvesters to a common output node VST through a unidirectional 
switch, e.g. a diode, is the simplest method [44], [57], [59], [60], also known as 
“power ORing” and illustrated in Fig. 4 (a). The main drawback of this topology is 
the “winner takes it all” nature: VST is generated by the energy harvester with the 
highest output voltage, excluding or limiting the contributes, in terms of power, from 
other harvesters. A more efficient method is to use a buck-boost converter to join N 
energy sources with their specific interface [16], [25] to the energy storage CST as in 
Fig. 4 (b). This approach allows each source, whatever its output voltage, to charge 
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CST. On the other hand, an additional interface circuit is needed to match the 
characteristics of both the source output and the converter input. Furthermore, a 
controller must ensure that no source can be ever connected with a low impedance 
path to any other source, wasting energy. The use of a single shared inductor in a 
multi-source converter for energy harvesting has been previously reported [16], [25], 
[56], [65]. The inductor can be time shared because the converter typically operates 
in discontinuous conduction mode (DCM) due to the very low involved power levels.  
The low harvestable power requires converter circuitry to draw a small current for 
its operations for a matter of conversion efficiency. This is a non-trivial task with off-
the-shelf ICs and discrete components due to their higher intrinsic parasitic 
capacitance and their higher power consumption with respect to an integrated 
optimized custom design. An integrated solution achieves at least a reduction of an 
order of magnitude in power consumption in comparison to advanced PCB 
implementations [16], [60] and achieves a considerable decrease of system size as 
well.  
 
 
 
 
Fig. 4. (a) Basic method for combining energy harvesters output. (b) More efficient 
method for multi-source energy harvesting. 
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Differentiation allows to extract sufficient energy for system operation in a wider 
range of situations. As a first example, in [66] an airplane structural health 
monitoring system is powered by vibrations and thermal gradients, since batteries 
would not be allowed because of harsh environmental conditions. Such systems 
usually operate with a very low duty cycle [67], [68], with only some activations per 
hour or day while energy is slowly stored, for instance in low leakage super-
capacitors. Another possibility for multi-source energy harvesting is the use of 
multiple differently sized piezoelectric transducers in order to exploit broadband 
vibrations [44] or different types of human movements [69]. Other attracting 
applications include environmental or structural monitoring [67], [68], wearable 
computing and sensing powered by human body [69] or electromagnetic waves [70], 
implantable bio-systems [71], [72], localization and positioning [73]. 
The design of a multisource power converter for energy harvesting, discussed in 
this thesis in Chapter 5, shows a set of circuital solutions and power reduction 
techniques which are suitable for ultra-low-power energy harvesting from multiple 
and heterogeneous sources. The focus is on the energy efficiency of the converter 
itself and on the achieved static consumption, which is considerably lower than in 
recent works on switching converters [21],[23] and active rectifiers [13], [15], [75]. 
Such value has been obtained with an energy aware design of each converter block. 
On the whole, such an optimized IC is suitable for applications in battery-less 
systems powered by weak and intermittent environmental power sources, which 
cannot individually sustain the electronic system under test.  
1.5 Thesis Organization 
As pointed in the previous sections, the design of efficient electrical interfaces for 
energy harvesting assumes a great importance as it is the basic block of an energy 
autonomous system. During the Ph. D. course, three different integrated converters 
has been designed and manufactured in a 0.32 μm BCD technology provided by 
STMicroelectronics. The design was aimed to improve the state-of-the-art of 
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converters for energy harvesting with a particular emphasis on circuital solutions 
addressed to the reduction of intrinsic consumption of the converter.  
Chapter 2 presents the basic building blocks designed for the converters . Each of 
them has been designed in order reduce the static current into the tens of nA while 
preserving functionality and solve some of the problems associated to battery-less 
systems without a fixed and stable available voltage.  
The first designed converter is presented in Chapter 3. It is a power converter for 
PZ which performs SECE, a non-linear energy extraction technique, with Two-Way 
Energy Storage (TWS) which allows for a faster start-up phase in comparison with 
standard power routing.. In addition, RCI is performed in order to improve the 
available input power and exploit weak vibrations (i.e. providing low voltage)  
In Chapter 4 a converter for low voltage DC energy sources is described. The IC 
embeds a self-supplied buck-boost converter with peak efficiency of 77.1% and the 
same TWS policy presented in Chapter 3. Moreover, a dedicated start-up circuit in 
introduces in order to allow the start-up from source voltage as low as 223 mV and a 
low drop-out (LDO) regulator to provide a stable voltage to the load..  
Finally, Chapter 5 describes the design and the experimental validation of a buck-
boost converter for energy harvesting applications from multiple and heterogeneous 
energy sources. The converter features 9 independent channels and can handle from 1 
up to 9 energy sources. The inductor is time-multiplexed among the active channels. 
Access conflicts are prevented by a logic arbiter which handles the requests and 
creates a queue in case of simultaneous requests. The static current is 431 nA, less 
than 48 nA per source, with a measured peak efficiency of 89.6%.  
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Chapter 2  
Energy Aware Circuital Blocks 
The typical input power available from energy sources is limited and ranges from 
some μW to some tens of μW. The electronic interface should provide an high 
conversion efficiency and a very low static consumption. Both this aspects are 
important and related each other. In case of irregular or intermittent energy sources, 
the static consumption minimization, in the range of tens of nA or less, is important. 
It prevents the waste of a consistent part of the previously harvested energy only for 
the interface quiescence. 
For this reason, a set of energy aware circuital blocks has been developed as the 
building blocks of the proposed converters. The aim is the reduction of the static 
consumption of each block, compatibly with the requirement of the system in which 
they are used. In case the static consumption could not be limited to acceptable value, 
a dynamic power management policy has been adopted and energy hungry block are 
activated only for the minimum required time. 
2.1 Bias generation and Under-Voltage Lock-Out 
The generation of a stable nano-current reference is crucial for operations in the 
μW range. The left part of Fig. 5 shows the designed circuit diagram for the 
generation of Iref, set to 16 nA. It is based on a classic supply independent current 
reference [76] but it is biased in the sub-threshold region and a cascode current mirror 
(MB1, MB2) has been added in order to increase the independence of Iref with respect to 
the supply voltage VDD. Current I0 and Iref are set by the resistor RBS and their value 
can be expressed as follows: 
  
BS
T
ref
R
V
II ln0  , (2.1) 
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where ρ is the ratio between the shape factors of MBr and MB0 and VT is the thermal 
voltage and can be obtained by equating the sub-threshold current expression of MBr 
and MB0. In this design RBS=687 kΩ is an on-chip polysilicon resistor. The bias 
generator circuit outputs the voltage references VbiasP and VbiasN which are used by all 
analog sub-circuit in the IC. Distributing reference voltage instead of reference 
currents for biasing allows the reduction of quiescent current required by biasing 
circuits down to 48 nA. 
 
The UVLO circuit diagram is shown on the right of Fig. 5. An hysteresis of about 
100 mV is provided in order to prevent switching around VDDmin value. The UVLO 
circuit draws 16 nA. By changing the size of the two n-channel MOSFET with the 
gate connected to VbiasP, (for triggering at VDD = 1.4 V the sizing is shown in Fig. 5) it 
is possible to change the value of VDD at which the UVLO triggers. In the next 
chapters, different UVLO circuits will be shown. They keep the same basic structure 
as shown in Fig. 5, and only the sizing of the first stage is modified in order to change 
the triggering level (i.e. not at VDD = 1.4 V).  
 
 
 
Fig. 5. Circuit diagram of the designed bias generation circuit (left) and of the UVLO 
circuit (right). The start-up block is used to prevent the undesired condition 
I0 = Iref = 0 A when VDD rises. The start-up circuit does not draw any static current. 
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2.2 Comparators 
Four different nano-power comparators (circuit diagram shown in Fig. 6) with 
built-in hysteresis have been designed. They are all driven with the same tail current 
Ibias=Iref=16 nA and they differ for the input common-mode VCM voltage they can 
properly sense. Differently from other realizations [41], [74], [76], the inputs of 
comparators are placed on transistor gates in order to show a high impedance on the 
sensed nodes. Comparators (a) and (b) have nominal hysteresis Vhyst = 15 mV and (a) 
has been designed for sensing voltages up to the positive rail (VDD +0.3 V, n-channel 
MOSFET input pair) whereas (b) can sense down to the negative rail (GND -0.3 V, p-
channel MOSFET input pair). The same applies for comparators (c) and (d), used in 
DC interface circuits, which have hysteresis VhystDC = 28 mV; furthermore, their tail 
current can be temporarily increased through a boost input signal (BoostC or 
BoostD  ) of about 100 nA (exact values are shown in Table I) for reducing their 
propagation delay only when required. 
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The hysteresis amount, Vhyst or VhystDC, can be obtained by solving (2.2), in which 
(WP3a, LP3a) and (WP1a, LP1a) are the width and the length of the transistors transistor 
MP3a and MP1a respectively (considering comparator (a) in Fig. 6). Moreover, VT is 
the thermal voltage and n is the subthreshold slope parameter. Equation (2.2) has 
been derived in a similar fashion as shown in [77] and is valid for the MOSFETs 
biased in the sub-threshold region and not in strong inversion as in [77].  
The comparators (a) and (b) do not have a dedicated boost input. They are used in 
the buck-boost converter core where a bias boost is provided at an higher level by 
directly increasing Ibias = Ire f= 16 nA to Ibias = 16Iref = 256 nA. 
The hysteresis voltage Vhyst is the input voltage difference necessary to balance, in 
comparator (a), the drain currents of MN1a and MN2a. Propagation delays obtained 
from simulations are reported in Table I for different bias conditions. 
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TABLE I. PROPAGATION DELAYS OBTAINED FROM SIMULATION
1
 OF DESIGNED  
COMPARATORS WITH DIFFERENT BIASING CONDITIONS. 
Comparator tpdLH [μs] tpdHL [μs] Biasing 
Standard N (a) 9.44 11.46 IbiasA=Iref 
Standard N (a) 0.74 0.76 IbiasA=16*Iref 
Standard P (b) 12.97 9.98 IbiasB=Iref 
Standard P (b) 0.86 0.78 IbiasA=16*Iref 
DC version N (c) 10.40 12.74 IbiasC=Iref 
DC version N (c) 1.34 2.02 IbiasC=7*Iref 
DC version P (d) 14.26 10.86 IbiasD=Iref 
DC version P (d) 1.59 1.19 IbiasD=7.66*Iref 
1
Including parasitic capacitances, with T = 27 °C, VDD =3 V, VCM = VDD/2, Cload = 500 f 
 
 
Fig. 6. Circuit diagram of the four designed comparators. (a) and (b) have Vhyst = 15 
mV and allow signals up to VDD and ground, respectively. (c) and (d) have 
VhystDC = 28 mV, allow signals up to VDD and ground, respectively, and have an 
actively tail current boost for tPD reduction. 
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2.3 Enhanced Negative Voltage Converter 
The output voltage of a PZ is generally an AC signal with null average value 
requiring rectification. Negative voltage converters (NVC) have been already 
employed in this type of applications [43],[53] thanks to their low-drop out, which is 
due only to the on-resistance of MOSFETs. However, alike standard rectifiers, they 
have a minimum input voltage (i.e. roughly corresponding to VGS,th), thus it is 
impossible to extract the whole charge on CP. Moreover, an NVC is not able to force 
a current direction and cannot simply substitute a diode bridge. Fig. 7 shows the 
circuit diagram of the enhanced NVC (eNVC) circuit designed to overcome such 
limitation. Along a standard NVC core (MV0-MV3), four actively controlled switches 
(MVe0-MVe3) have been added. They are activated in pairs (by VAON or VBON) only  
 
 
during energy extraction phases (VCONVACTIVE signal is high) and allow the whole 
charge on CP to be extracted (i.e. until VPZ=0 V). The comparator CMPNVC select 
which pair must be switched on by reading the polarity of VPZ (VPZA and VPZB). The 
eNVC circuit draws 32 nA or 16 nA, depending on the output state of comparator 
 
Fig. 7. Enhanced NVC circuit diagram. 
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CMPNVC and thus, as the AC voltage of a PZ has as many positive half-waves as 
negative ones, an average of 24 nA can be considered in a realistic scenario.  
2.4 Higher Supply 
As an autonomous system, the converter relies only on harvested energy. Then, no 
stable and regulated voltage is available. However, since the IC manages many 
sources with different voltage levels, several circuit blocks including the gate drivers 
of MOSFETs require to be supplied or driven with the highest possible voltage in 
order to operate properly. Thus, a very frequently used block is the Higher Supply 
(HS) circuit, depicted in Fig. 8. The output VHH is selected as the higher voltage 
among VHA, VHB and, with a limited current of 12Iref, VDD. Transistors Mh1 and Mh2 
form a standard bulk-regulation circuit, whereas Mh3…5 (which are low VGSth 
transistors) and the current generator have been added to improve the output voltage 
level for very similar input voltages.  
 
 
Transistors Mh3 and Mh4, which have a higher leakage current, have been sized 
with a trade-off between performance (i.e. VHH voltage drop with respect to VHA or 
VHB) and leakage current in order to limit static current between VHA and VHB to few 
 
Fig. 8. Higher Supply circuit diagram. 
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nA in worst bias conditions. Fig. 9 shows the improvement brought by the added 
circuitry in the limitation of the voltage drop on VHH for crossing inputs. Transistors 
Mh5 and the current generator are mainly useful for analog circuitry requiring low 
current (i.e. comparators) on slowly variable signals (e.g. PZ voltage). 
 
 
2.5 Peak Detector 
The SECE converter requires the tracking of VPZ(t) and the detection of maxima 
and minima in order to trigger energy extraction cycles. Fig. 10 shows the circuit 
diagram of the peak detector included in each PZ interface circuit. A design issue is 
the PZ voltage which can reach values significantly higher than VDD. To overcome 
this issue, the supply voltage VHH is selected as the highest between VNVC and VDD as 
described above. The first stage is composed by three diode connected transistors 
which produce VNVCds, a down-shifted version of the input voltage VNVC (i.e. the 
rectified version of VPZ), and force it to be in the allowed common mode range (i.e. 
VHH+0.3 V) of both the input pair Mk1-Mk2 and the input pair of comparator CMPK. 
 
Fig. 9. Simulated output voltage VHH of an HS circuit for VA sweeping and 
VB = VDD = 3 V for several configurations. 
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The second stage generates Vtrack as a copy of VNVCds. Ctrack can only be charged by 
Mk6 and thus allows the comparator to detect a voltage maximum (peak) as soon as 
Vtrack>VNVCds+Vhyst. The built-in comparator hysteresis increases the noise margin and 
prevents false triggering. The quiescent current drawn by the peak detector is 32 nA. 
Measurements showed that the circuit is able to track input signals up to 1 kHz which 
is a quite high frequency for macro-scale PZ and for typical vibrations in industrial or 
transportation environments [79]. In addition, it offers improved performance with 
respect to other discrete [16] and integrated implementations [80]. 
 
  
 
Fig. 10. Peak detector schematic circuit. 
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Chapter 3  
Piezoelectric Energy Harvesting 
The first presented interface is a power converter for piezoelectric energy 
harvesting. It implements a self-supplied nano-power SECE converter. Moreover, two 
major improvements with respect to standard SECE have been included. The first is 
Residual Charge Inversion (RCI) and is presented in Chapter 3.1. The RCI allows the 
increment of the available energy on the transducer capacitance by inverting the 
residual charge on CP, which is due to the minimum operating voltage of the 
employed rectifier (i.e. a NVC in this case), after an energy extraction cycle. The 
second improvement is the use of a dual power routing topology. Of the two energy 
storage capacitors, one is for supplying the converter itself, and the second for the 
bulk energy storage (i.e. for providing power to the load). This power management 
policy has been named Two-Way Energy Storage (TWS) and is discussed in Chapter 
3.2. The benefit of this policy is a reduction of the time spent by the converter in 
passive mode (i.e. a faster start-up time). As the converter is brought in active mode, 
SECE is performed, which is a far more efficient energy conversion process. In 
Chapter 3.3 the converter architecture is analysed, with particular emphasis on the 
power reduction strategies, and in Chapter 3.4 the experimental results on 
manufactured devices are presented and discussed in relation with the analysis 
performed in the previous sections of the chapter.  
3.1 Residual Charge Injection 
A careful design of the input interface is mandatory in order to achieve high 
efficiencies while extracting charge from piezoelectric transducers, especially when 
low voltages are involved. The more efficient this process is, the higher the duty 
cycle of operation of the final application, e.g. data acquisition and wireless 
transmissions, will be. In energy harvesting systems, energy should be collected as 
long as it is available from the environmental sources. For this reason, a buck-boost 
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topology is a suitable candidate as input stage. In fact, in passive rectifiers and step-
down converters the output voltage cannot exceed that on the input whereas it is 
likely required to extract energy in the opposite situation. Among buck-boost 
topologies, piezoelectric transducers subject to weak and irregular vibrations are 
efficiently handled with SECE, which is also compatible with micro-power control 
circuits [2]. In self-powered implementations of SECE, since piezoelectric voltages 
often switch from negative to positive voltages, the difficulty of generating dual 
voltage supplies is usually overcome by using input rectifier stages, whose voltage 
drops, however, limit efficiency in case of low input voltages. Energy conversion, as 
mentioned in Section I and shown in Fig. 1, is activated on local maxima of the 
rectified voltage. Energy is first extracted from the piezoelectric capacitance CP with 
a switched inductor L1 forming a L1-CP resonant circuit. Then, energy is transferred 
from L1 into a storage capacitor CO by forming a second L1-CO resonant circuit. Since 
the L1-CO resonant circuit is never connected to the piezoelectric transducer, a 
measure of the capability of a SECE interface to extract power is given by the energy 
stored in the inductor at the end of the first phase. 
 
 
 
Fig. 11. Schematic, voltage transfer characteristic and transient behavior during 
SECE with: (a) BR; (b) NVC. 
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Let us suppose that VP(t) = VP0 sin(2ft) is the voltage generated across the 
transducer in open circuit, where f is the vibration frequency. If a full-wave bridge 
rectifier (BR) is adopted (Fig. 11a) as input interface, in case of conduction the 
rectified voltage is VR(t) = |VP(t)| – 2V where V is the threshold voltage of a single 
diode and VR(t) ≥ 0. When SECE is activated on a voltage peak, the transducer is 
discharged through the rectifier and the inductor until VR(t) = 0. Then, the rectifier 
turns off and a residual voltage ±2V is left on VP(t). From this condition, since a 
peak-to-peak elongation produces a voltage variation 2VP0 on the transducer, a 
maximum voltage 2(VP0 – V) can be reached on VP(t).  
If  is defined as  = V/VP0, with 0 <  < 0.5, the energy stored in L1 at the end of 
the first phase can be computed by solving the differential equations of the L1-CP 
circuit, as demonstrated in [16]: 
 ,)21(2
)/(22
0
)( 01  eVCE PP
BR
L  (3.1) 
where  = 2L1/R1, with R1 assumed to be the resistance of switches, inductor and 
transducer of L-CP, and 1 101  PCL . 
In case a NVC is used (Fig. 11b), VR(t) = VP(t) as long as |VP(t)| > V, where V is 
the absolute value of the highest MOSFET threshold voltage. With respect to diodes, 
MOSFETs offer negligible voltage drops and energy losses. However, on the 
activation of SECE, during the discharge of VP(t), the NVC turns off when 
|VP(t)| = V. For lower voltages, conduction may still occur through the FET body 
diodes, which would introduce significant losses, so that energy extraction should 
safely stop at VT. Then, at the end of the subsequent elongation, a maximum absolute 
voltage 2VP0 – V will be reached on VP(t). 
Defining  = VT/VP0, with 0 <  < 1, the energy stored in L1 after the transducer 
has discharged from 2VP0 – Vto VT can be determined:  
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In the above two cases no power is harvested for absolute input voltages lower 
than the minimum conduction thresholds of 2V and VT, and residual charges 
|QBR| = 2CPV and |QNVC| = CPVT are left at the end of every conversion. Such residual 
charge has to be first canceled during the subsequent peak-to-peak elongation before 
the sign of VP(t) changes. 
As a term of comparison, a lossless SECE with an ideal rectifier with V = 0 (IR) 
would leave no residual charge and store in L1 the following energy for a single 
activation: 
 .2
)/(2
0
)( 01 eVCE PP
IR
L  (3.3) 
In this section an input interface based on a NVC with residual charge inversion 
(RCI) is proposed and it is shown in Fig. 12. This allows to reduce energy losses 
through the MOSFET bridge and to remove all the charge QPP = 2CPVP0 generated in 
a peak-to-peak elongation. The inversion of residual charge applies a more favorable 
voltage offset for the next peak-to-peak elongation. Other types of pre-biasing 
techniques, in which the offset charge is drawn from the output, were introduced in 
[47] and showed to significantly increase the performance. However, in case of low 
output voltages, e.g. when high load currents are applied, the advantages of the pre-
bias are reduced. Differently, the inverted residual charge is exploited as a bias, 
which otherwise would impact negatively output power. This approach improves the 
performance especially in case of low vibrations, when the input voltage is 
comparable to the conduction threshold and the losses would otherwise be significant. 
The inversion of residual charge is also performed in other synchronized switch 
techniques, such as for example SSHI, in which charge inversion is mostly required 
for keeping a rectifier bridge in a conducting state for most of the time. However, the 
conversion efficiency is still bias dependent. Differently, besides producing 
significantly higher piezoelectric voltages, performing RCI with SECE also 
introduces a bias independent energy conversion efficiency, because the transducer is 
never directly connected to the output node. 
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As shown in Fig. 12, with respect to SECE, an inductor L2 and two switches MN3, 
MN4 are introduced. An additional signal C is activated for inverting the residual 
charge left on the transducer. This is accomplished by letting the resonant circuit CP-
L2 oscillate for a half period 02/ , where PCL202 /1  is its resonance frequency. 
This new initial offset would ideally allow to reach a higher maximum voltage 
2VP0 + kV on VP(t), where k=exp(– /(02)), τ2=2L2/R2eq and R2eq is the series 
resistance of L2 and of the RCI switches (MN3 and MN4 in Fig. 12). It can be found 
that the energy stored in L1 after the transducer has discharged from 2VP0 + kVT to VT 
is: 
 
Fig. 12. Schematic and circuit simulations of a SECE circuit based on a NVC with the 
proposed RCI. Circuit simulations were performed with VP0 = 2 V, f = 50 Hz, 
L1 = 10 mH, L2 = 2.5 mH, CO = 1 F. MN1..4 and MP1,2 are standard MOSFETs with 
|VT| = 1.3 V A zoomed view of an individual energy conversion is also shown. 
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Typical values for the components that have been considered for analytical 
evaluations are V0.35 V for low threshold Schottky diodes, e.g. BAT754, and 
VT1.3 V for discrete MOSFETs with low gate charge and compatible with 
piezoelectric voltages of up to 20 V, e.g. BSS138PW and NTR1P02T1, and 
VT0.7 for integrated MOSFETs available in standard 0.35 μm CMOS technologies. 
Hence, in practical cases, it roughly holds that   2…3. 
The corresponding energy ratios of (3.1), (3.2), (3.3) and (3.4) normalized to 
2CPVP0
2
, i.e. E0, are functions of δ and  for a given set of circuit parameters. A 
comparison plot is shown in Fig. 13. As it can be noticed, Schottky rectifiers 
underperform with respect to NVC whereas RCI is the best option, especially for low 
input voltages. However, this holds for an integrated circuit perspective. For a 
discrete components design, Schottky rectifiers perform better than NVC for low 
input voltage due to typical higher VT of MOSFET unless RCI is employed. 
 
 
Fig. 13. Normalized energy (E0 = 2CPVP0
2
) extracted from CP and stored in L1 at the 
end of the first phase of SECE with different types of the input interface: full -wave 
bridge rectifier (BR), NVC, NVC with RCI enabled (RCI), and ideal rectifier (IR). 
The parameters used for the generation of the figure are: VT = 0.7 V (corresponding 
to a generic 0.35 μm integrated process), Vγ = 0.35 V, CP = 52 nF, L1 = L2 = 560 μH, 
R1 = 10 Ω, R2eq = 5 Ω. 
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The OSECE topology [81] is an interesting improvement of classic SECE 
topology. Differently from the latter, it exploits three coupled inductors and diodes. 
OSECE has a lower circuit complexity (switches and their controllers) and is surely 
more suitable than SECE for an implementation with off-the-shelf components, 
although some works implementing SECE converters have been reported [16]. 
However, in order to improve efficiency, reduce size and costs on large volumes, an 
integrated solution is advisable. Several works [12], [15], [82] use active rectifiers for 
diodes replacement as they have lower losses and lower inverse leakage current than 
diodes. The command energy required for the MOSFET and its driver is very small 
for integrated circuits compared to PCB circuits with discrete components and, 
furthermore, it can be tailored on application requirements (i. e. switching frequency, 
turn-on delay and on-resistance). In such a perspective, an integrated version of 
OSECE with active rectifiers might offer better performance than the PCB solution 
and even outperform an integrated SECE. A drawback of active switches and 
rectifiers is their inability to operate without a supply and therefore a start-up 
mechanism is required (e.g. a secondary passive rectifier in parallel with the active 
one). 
However, a significant difference between SECE with RCI and OSECE lie in the 
amount of inverted charge on the piezoelectric transducer. With SECE-RCI such 
amount of charge is independent from both the load and the input parameters and 
depends only on the characteristics of the MOSFETs employed in the NVC (i.e. their 
VGS,th). Differently, in OSECE the amount of inverted charge strongly depends on the 
output voltage (i.e. load), transformer turns ratio and diodes characteristics. With 
high turns-ratio of the transformer, the inverted charge might be very low and provide 
a less favorable offset than SECE-RCI. 
3.2 Two-Way Energy Storage Policy 
A typical issue of self-powered harvesting systems exploiting active converters 
(i.e. not a bare BR) is the start-up time required for transition from passive to active 
harvesting mode. Systems with a single energy storage element [21,22,28-30] rely on 
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such energy reservoir both for supplying both the converter supply and the load. 
Since application requirements, e.g. for sustaining a wireless sensor node 
transmission, require a minimum amount of stored energy and a minimum voltage to 
enable operation, usually large capacitors or supercapacitors are used. As a 
consequence, a considerable amount of time ranging from seconds to hours [12], [68] 
may be required for switching from a passive harvesting interface to an active power 
conversion interface, which also require a minimum operating voltage. During this 
period, the efficiency of energy extraction is negatively affected. A second issue is 
the inability of the load to consume all the energy in the storage element without 
compromising the operations of the converter by bringing it back into passive mode. 
This limits the energy available to the load because a considerable amount of energy 
is locked in the storage capacitor just for keeping the output voltage high enough for 
enabling the power converter and without the possibility of being used by the load. In 
systems with a huge energy storage, e.g. a tens of mF supercapacitor, such amount of 
wasted energy is intolerable, especially if a second buck-boost regulator is placed 
between the harvester and the load with the task of generating a stable and regulated 
supply voltage 
The proposed power management policy is similar to that introduced in [83]–[86] 
and makes use of two different capacitors, as shown in Fig. 14: the converter power 
supply is provided by CDD whereas the load is powered from CST. Furthermore, this 
scheme, which will be referred to in this paper as two-way energy storage (TWS), 
allows the load to completely drain CST without affecting the operation of the active 
power converter. In [84]–[86], CDD is charged initially through a passive path to start 
the active converter and, when the voltage on CST is sufficient, the two capacitors are 
shorted or connected through a diode so that the incoming power sustains both the 
converter and the load. In the presented architecture, during the start -up phase CDD is 
passively charged trough a secondary passive rectifier, implemented with a NVC with 
a diode in series (NVCD), until the minimum voltage VDDmin required for properly 
powering the active conversion process. This phase is expected to be much shorter 
than in single storage systems because of the significantly lower value of CDD with 
respect to CST for sustaining the power converter. Then, as soon as SECE is started, 
the energy flow is directed towards CDD until it is recharged at least to a higher 
   29
voltage VDDact,max in order to keep the converter supply in the required operating 
range, which is a priority task as it will be shown in the next paragraph. VDDact,max is 
not the maximum allowed supply voltage, but it is the higher threshold voltage of an 
hysteretic level comparator used for routing energy alternatively to CST and CDD (i.e. 
for activation of SST or SDD in Fig. 14). Then, the energy flow is diverted to CST as 
long as VDD remains above a second threshold voltage VDDact,min chosen for preserving 
a high conversion efficiency. Below this voltage, energy is diverted to CDD again to 
keep the power converter functional. It holds that VDDmin < VDDact,min < VDDact,max. 
 
 
In order to assess the advantages of TWS, it is useful to compare the energy 
extracted by the NVCD passive interface, i.e. when the minimum baseline voltage is 
still not reached in a single storage system with a large capacitor, with the energy 
extracted by SECE. The output energy in passive operation (i.e. when SECE is not 
activated) EP,BR per half-wave can be evaluated by integrating the current through the 
diode in the passive path in Fig. 14 with a fixed output VDD, assumed to be constant in 
the half-period (e.g. with a large capacitor or a supercapacitor) and the resulting 
expression for EP,BR is the following: 
  VVVVCE DDPDDPBRP  0, 2  (3.5) 
The SECE process has an intrinsic efficiency value ηS, defined as the energy 
transferred to the output divided by the energy removed from the transducer in a 
 
Fig. 14. Block diagram showing the active and passive charging paths in the 
converter and TWS for the active path. 
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single charge extraction, which is also dependent on circuit parameters and 
components. In an ideal case it holds that ηS = 1. In order to evaluate the 
performances of TWS, the effectiveness of SECE with NVC and BR are compared 
using the ratio ηP = EP,BR / EL
(NVC)
. The ratio ηP accounts for the efficiency of SECE 
with NVC and, approximating to unity the exponential term in EL
(NVC)
, it can be 
written as: 
 




 



00
1
1
P
DD
TP
DD
S
P
V
VV
VV
V 


.
 (3.6) 
The numerical evaluation of (3.6) is illustrated in Fig. 15 for some values of VP0 
and it is clearly shown that the theoretical efficiency of the ideal SECE (ηS = 1) is 
higher than the BR in any case (as ηP < 1). This also holds with a non-ideal SECE 
with a sub-optimal efficiency ηS = 0.5. Therefore, it is advisable to use SECE with 
respect to a passive rectifier in any configuration, as soon as it is possible. In 
addition, if a supercapacitor (from mF to the F range) is required, the use of a single  
 
 
 
Fig. 15. Efficiency of passive charging of storage element (NVC+Diode) for start-up 
with respect to SECE. As can be pointed out, the efficiency is less than 50% even for 
SECE with a low conversion efficiency (ηS=0.5). The values used for the evaluation 
are VT=0.7 V for generic MOSFETs and Vγ=0.35 V for diodes. 
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energy storage element for supplying both the converter and the load is not optimal 
for the start-up phase, i.e. from 0 V to VDDmin, because this phase relies on a passive 
rectifier for energy harvesting. In the above considerations, RCI was not considered.  
Anyway, enabling also RCI reinforces the above conclusions, as it will be shown 
experimentally in Chapter 3.4. 
3.3 Architecture of Single Source SECE Converter 
The architecture of the proposed converter implementing a self-starting SECE 
with RCI and TWS, which has been designed in a 0.32 μm BCD technology from 
STMicroelectronics, is depicted in Fig. 7.  
The converter requires two external capacitors CDD and CST, two inductors L1 and 
L2 and a variable resistor RRCI, which is used for setting the duration of RCI. In a 
future version of the converter, a single inductor can be utilized rather than L1 and L2 
as the utilization factor of each inductor is very low. In fact, the use of a second 
inductor L2 for the RCI circuit is not mandatory and only L1 might be used for both 
the buck-boost converter and the RCI circuit, as the RCI phase can be executed 
immediately after a full cycle of the buck-boost converter. Since the main purpose of 
this work was to assess the effectiveness of RCI, two separate inductors were used in 
this design for ease of implementation. 
Once the converter has started active operations (i.e. SECE) the transducer is 
always kept in open circuit by the switch SS, which is normally open. As the 
converter operates as a buck-boost converter, there is never a direct conduction path 
from the transducer to VST or VDD. Moreover, RCI is performed directly on the 
transducer nodes and thus RCI is not affected by the load and by VST or VDD. RCI 
depends only on the rectifier characteristics, hence on the threshold voltage VGS,th of 
the MOSFETs in the NVC, and on the series resistance of the associated L2-CP 
circuit. 
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The converter draws nominally a quiescent current IDDq equal to 160 nA when no 
energy extraction cycles are preformed (i.e. in idle state) at VDD=2.7 V. The current 
drawn from each sub-circuit, obtained by simulations, is listed in Table II. 
 
TABLE II SIMULATED QUIESCENT CURRENT DRAWN BY EACH  
SUB-CIRCUIT OF THE CONVERTER.  
Sub-circuit Current [nA] 
Bias 48 
UVLO1 16 
UVLO2 16 
Peak Detector 32 
Bias (in Buck-boost converter) 16 
Other
1
 32 
1
This current is drawn by a comparator detecting whether VST is greater than an 
externally applied voltage reference. Such function is not used by the converter but its 
consumption has been considered in the evaluation of the quiescent current as well as 
in the experimental results. 
 
The section of the circuit related to the passive start-up is shown in Fig. 17. The 
piezoelectric transducer is firstly connected to an NVC which outputs the rectified 
version VR of the input voltage VP (i.e. during the negative half-waves the sign is 
 
Fig. 16. Block diagram of the designed integrated converter for a single piezoelectric 
transducer. 
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inverted). At start-up from a discharged state, a pMOS diode MPD and a depletion 
nMOS MNd (i.e. a normally-closed switch) connect VR to VDD allowing the latter to 
be passively charged. The converter starts to operate actively (i.e. SECE is activated) 
as soon as VDD ≥ VDDmin = 1.4 V. At that voltage, an under-voltage lock-out (UVLO1) 
circuit triggers and MNd is turned off blocking the passive charging path towards CDD 
and then the buck-boost converter is activated and SECE is performed. An hysteresis 
of about 100 mV is added to the UVLO in order to prevent undesired on-off 
switching due to noise and small variations on VDD.  
 
 
Actually, the minimum required input voltage amplitude for a successful start -up 
operation is VP0=1.8 V. However, as CDD is usually comparable with the output 
capacitance of the piezoelectric transducer (in this work CDD  200-470 nF), it only 
takes a few oscillation periods in order to charge CDD up to VDDmin and start SECE. 
Once SECE and RCI are started, the converter can successfully extract energy with 
input voltages down to 0.7 V. The passive start-up block draws 64 nA nominally and 
embeds a supply-independent bias circuit which generates a reference current of 
 
Fig. 17. Passive start-up circuit and details of UVLO1 circuit diagram. 
 34 
16 nA and outputs the reference voltages VBP and VBN which are used as inputs for 
biasing all the analog circuitry of the IC. 
The NVC output VR is tracked by an ultra-low power peak detector and an energy 
extraction cycle is performed on each maximum of VR. The circuit diagram of the 
interface for the piezoelectric transducer is shown in Fig. 18. It is composed by an 
NVC for signal rectification, a switch for the connection to the main inductance L1, a 
peak detector and the switches for RCI. The first stage of the peak detector is an input 
signal conditioning block and such stage is required in order to filter the input signals 
lower than the minimum value of VPmin = 700 mV. It also includes an RC filter (Rf 
and Cf) with a -3dB cut-off frequency of 5.3 kHz in order to smooth the spikes 
generated during RCI and prevent false peak detections. MF1 and MF3 are low 
threshold nMOS transistors . The next stage is composed of a voltage tracking circuit 
and a hysteretic comparator with hysteresis Vh = ±15 mV. 
 
 
The static current drawn by the peak detector is as low as 32 nA, equally divided 
between the voltage tracking block (OPAPK) and the hysteretic comparator (CMPPK). 
The voltage tracking block charges Ctrack with MP2 in order to keep Vtrack = VRf. As 
charge on Ctrack can only be added by MP2, a maximum is detected by the comparator 
 
Fig. 18. Circuit diagram of the interface for the piezoelectric transducer.  
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when VRf  ≤ (Vtrack-Vh) and, in this case, the PEAK signal is set to VDD. At the end of 
an energy extraction cycle Ctrack is reset by MNr in order to rightly track the next half-
wave on VRf and detect the following maximum; VRESET is generated by the logic 
controller on the falling edge of CONV signal, which is activated by the control logic 
only during energy extractions. As VP (and thus VR) can exceed VDD, the amplifier 
OPAPK, the current mirror MP1-MP2 and the comparator CMPPK are supplied by the 
highest voltage between VDD and VR by a dedicated bulk regulator circuit.  
The switch connecting VR and VLX1 is composed by both a nMOS and a pMOS and 
both gates are driven by a gate driver (GD) which, for the case of MPS, is constantly 
supplied by the highest voltage between VDD, VLX1 and VR in order to completely turn 
off MPS.  
 
 
The RCI circuit is made of two nMOS switches MR1 and MR2, which connect VP1 
and VP2 to the inductor L2. The RCI phase is started by the logic controller as soon as 
the energy on CP has been extracted. In this implementation, the length of the RCI 
phase is set by the value of a resistor RRCI which alters the RC constant in a pulse 
 
Fig. 19. Circuit diagram of the SECE converter  
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generator (RCI Timer shown in Fig. 16). The timing of RCI is deeply analysed and 
illustrated in the next section, together with buck-boost converter operation. 
The buck-boost converter (circuit diagram shown in Fig. 19 is managed by a 
clock-less logic controller which implements an asynchronous finite state machine 
(FSM). When a maximum is detected PEAK is set to VDD and the FSM is activated 
from idle state. The end of each phase of the energy extraction process (energy 
transfer from CP to LX and from LX to CST or CDD) is dynamically determined by 
means of zero-voltage switching (ZVS) and zero-current switching (ZCS) detectors, 
This grants many degrees of freedom in the choice of the piezoelectric transducer,  
CDD, CST, LX, input power level and output voltage, because conversion timings are 
not hard-coded in the control circuits. While the converter is performing the second 
phase of the energy extraction process (i.e. energy transfer from LX to CST or CDD), 
the RCI is activated in order to invert the residual charge on CP. The signals of the 
FSM, the input voltage VP, and VLX2 are shown in Fig. 20. The extraction process 
starts as soon as the PEAK signal rises. The analog circuitry is normally turned off in 
idle state in order to minimize static current (down to 16 nA). When the extraction 
process starts, the dynamic bias block is turned on (BM=0, active low) and, as it i s 
the first phase of the energy extraction process, signals are set as follows: VGX2 = VDD 
(which is the same signal as CONV in Fig. 18) and VGX1 = 0 V. The end of the first 
phase is notified by the rising edge of ZVS signal. The second phase of the energy 
extraction is the transfer of energy from L1 to CST (or CDD) with VGX1 = VDD and 
VGX2 = 0 V; VLX2 is clamped to VST in Fig. 20 which was forced, in this case, to 2 V. 
Simultaneously, the RCI is performed on the piezoelectric transducer (RCI control 
signal high and voltage inversion on VP shown in the traces of Fig. 20). The second 
phase ends as all energy is moved to CST (or CDD) and this is notified by a falling 
edge of ZCS. The inputs of the FSM are normally masked and are enabled only 
during the FSM state in which they are relevant in order to prevent incorrect 
operations. ZCS is achieved by monitoring the voltage on MPA (or MPB) due to its on-
resistance and ZCS is effectively detected when VST-VLX2 ≤ -15 mV (or VDD-VLX2 ≤ -
15 mV). Such scheme allows flexibility and adaptability at the cost of a lower 
efficiency for values of VST approaching 5 V because diL1/dt increases and the 
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discharge time of L1 becomes comparable with the propagation delay of the 
comparator CMPCST (or CMPCDD) which is about 800 ns.  
 
 
The UVLO2 circuit in Fig. 19 is similar to UVLO1 in Fig. 5 but it has different 
thresholds which determine VDDact,min and VDDactmax. UVLO2 switches it state when 
VDD rises above 2.6 V and when it drops below 2 V. Its output VSSu notifies the 
control logic whether to charge CST or to start a CDD charging sequence in order to 
provide energy to the converter itself. This process is illustrated on the top of Fig. 21 
and it can be seen that CDD is periodically recharged. On the bottom of Fig. 21, TWS 
operation on a measurement with a sample of manufactured devices is illustrated and 
the VSSu signal, brought out of the chip with a test structure, is highlighted. The high 
state of the signal (about 1 V) means that the UVLO2 circuit has detected that VDD is 
below the minimum value and thus the converter is forced to direct energy towards 
CDD instead of CST. 
 
 
Fig. 20. Waveforms acquired from a sample device measurement during an energy 
extraction cycle. Both SECE and RCI are shown together with internal control signals 
(on bottom). In such acquisition, the energy was directed towards CST. 
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Fig. 21. (top) Waveforms acquired from a sample device measurement showing the 
TWS operating principle. CST is slowly charged while VDD is charged only when its 
value is below a certain threshold, for keeping the active converter enabled. The 
experimental conditions were: VP0 = 2 V, CP = 47.4 nF, f = 60 Hz, CST = 66 μF, 
CDD = 200 nF, L1 = 10 mH, L2 = 560 μH. (bottom) Detail of the TWS operations with 
the slow discharge of VDD due to self-consumption. VSSu (amplitude not to scale, as it 
has been acquired from a test structure externally supplied) is the output of UVLO2 
circuit and goes high when CDD needs a re-charge sequence. 
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3.4 Experimental Results 
The power converter has been manufactured in a 0.32 μm BCD technology from 
STMicroelectronics in an active area of 0.95 mm
2
. The converter is placed in a 4.6 
mm
2 
die, whose micrograph is shown on the left of Fig. 22. The setup used in the 
performed measurements is depicted on the right of Fig. 22 and the values of the used 
external components are shown in Table III The chosen piezoelectric transducer is a 
Q220-A4-303YB from Piezo Systems which has a nominal output capacitance CP=52 
nF. Since the focus of the paper is on the converter design and the use of RCI and 
TWS, a first series of measurements has been performed with a real piezoelectric 
transducer in order to prove the functionalities of the proposed approach. Then, other 
experiments, whose aim was to quantitatively characterize the performance of the 
circuit from an electric point of view, have been performed by emulating the 
transducer with laboratory equipment for higher accuracy and precision in the 
electrical quantities. The emulation was performed with an Agilent 33120A function 
generator setting the open-circuit voltage VP0 and a series-connected metallized 
polypropylene capacitor of 47.4 nF. 
 
 
 
 
Fig. 22. Experimental setup used for measurements, based on the IC, a test board and 
a piezoelectric transducer stimulated by an electrodynamic shaker (left). Die 
micrograph with active area highlighted. (right).  
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TABLE III VALUES OF EXTERNAL COMPONENT USED IN ALL EXPERIMENTS. 
Component Value DC Series Resistance 
L1 10 mH 4.4 Ω 
L2 560 μH 0.36 Ω 
RRCI 1…5 MΩ* - 
CP 47.4 nF - 
CDD 470 nF - 
CST 10 mF - 
* The value of RRCI must be tuned to set the duration of RCI to PCL2  in order to obtain 
maximum RCI performance. 
 
Firstly, as mentioned above, the IC has been tested with the piezoelectric 
transducer, as shown in Fig. 22. The load was emulated with a Keithley 2601 SMU 
forcing a load current of 8.25 μA in order to obtain VST = 2.5 V, which is a typical 
supply voltage for low power electronics. The piezoelectric transducer was excited 
with an electro-dynamic shaker vibrating at fP=50 Hz and with an acceleration 
aRMS=0.1 g. With RCI enabled, the energy conversion efficiency, evaluated as the 
ratio between output power and available input energy times the energy extraction 
frequency (i.e. fPCPVPmax
2
 where VPmax is the transducer peak voltage generated by the 
non-linear energy extraction process), has been experimentally determined at 72.2%, 
with an extracted power from the transducer of 28.57 μW. However, it s be noticed 
that in the above experiment the IC was self-supplied with the harvested power and 
the reported efficiency value also includes the contribution of the IC intrinsic (ultra -
low) power consumption. For this reason, the overall efficiency of the bare power 
conversion is higher than this value.  
3.4.1 Intrinsic energy consumption 
The second experiment is the measurement of the quiescent current of the IC with 
a Keithley 2601 SMU forcing VDD and measuring the drawn current while it is not 
performing any energy extraction and with an external bias on VP of 1 V. The results 
are shown in Fig. 23. The IC draws about 160 nA in its typical operating voltage 
(VDD from 2 V to 3 V) and this is very important for energy-limited scenarios. Then, 
by forcing VDD=2.7 V externally with the same SMU and filtering its output with an 
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RC filter (with R=1 MΩ, C= 4.7 μF) the average current drawn from VDD by the 
converter has been measured, sweeping the input signal frequency from 20 to 100 Hz 
with VP0=1.5 V and CP=47.4 nF. The obtained results for the total current drawn IDD 
are show on the left of Fig. 24 whereas the dynamic energy required per energy 
extraction cycle is shown on the right of Fig. 24 and it is calculated from the 
difference between IDD and the measured IDDq of 166 nA (at VDD=2.7 V). The average 
value of the dynamic energy per conversion is 2.2 nJ, and is small, typically less than 
3%, with respect to the available energy on a piezoelectric transducer (0.5CPVPmax
2
) 
with CP in the order of some tens of nF.  
In order to estimate the minimum input power required by the converter, a third 
experiment has been performed starting from an operating condition (with RCI 
enabled) and decreasing the input power down to 296 nW (fP=7 Hz VP0=500 mV, 
CP=47.4 nF). In such conditions the converter stops to provide energy to CST but it is 
able to sustain itself and to continue performing SECE with RCI at VDD=1.54 V. 
 
 
 
 
Fig. 23. Quiescent current drawn by the converter in stand-by state (no energy 
extractions are performed) for several VDD values. 
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3.4.2 TWS performance improvement 
The TWS has been validated through a fourth experiment: firstly, VDD and VST 
have been connected together in order to emulate a classic single way storage (SWS) 
system; in a second time, the TWS technique has been enabled (i.e. VST and VDD are 
independent). As previously discussed, in the start-up phase SECE and RCI can only 
be performed in the TWS system. The output voltage VST has been acquired with a 
Tektronix MSO2024 digital oscilloscope in both cases and the results are shown in 
Fig. 25. TWS, together with SECE and RCI, is considerably improving the energy 
extraction process with an increase of more than 6.5 times of the harvested energy 
after 1000 s with respect to SWS (which, further, does not benefit from SECE and 
RCI) under the same input conditions (piezoelectric transducer emulated with 
VP = 2 V, f = 60 Hz, CP = 47.4 nF). The gain of TWS over SWS is present only when 
VST  < 1.4 V, because above this value SECE is activated also for SWS. However, this 
power management policy allows a quicker charging of the output from discharged 
states during start-up than with SWS, which becomes quite evident when CST is a 
large capacitor, e.g. a supercapacitor in the mF range. In the latter case the start-up 
phase of a SWS can take up to several minutes or hours [12], [68] with 
 
Fig. 24. (left) Measured average current IDD drawn from VDD for several input signal 
frequencies. (right). Energy required for a single energy extraction, calculated from 
the measured IDD when SECE-RCI is enabled.  
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supercapacitors and weak and irregular vibrations. In this latter case, activating SECE 
in the initial phases significantly boost efficiency. In addition, the efficiency of SECE 
is quite independent from the output load condition [16], [41], which results in an 
almost constant efficiency throughout the whole charging process. 
 
 
 
3.4.3 Conversion efficiency 
In a fifth experiment, the efficiency of the energy transfer from CP to CST has been 
measured and Fig. 26 shows the results for several values of VP spanning into the 
allowed range of operation of the IC. In this experiment CST = 66 μF and a Keithley 
2601 SMU was used as a constant current load. The measured peak efficiency is 
85.3% for VP = 2.35 V. However, except for VP0 = 1 V, the efficiency is quite similar. 
The efficiency loss with VP0=1 V is mainly due to incorrect ZCS timing: the time for 
energy transfer from L1 to CST is approximately proportional to the VP/VST ratio and, 
 
Fig. 25. Comparison of acquired VST voltage with CST=10 mF in two configurations 
(SWS and TWS) with the same input excitation: piezoelectric transducer emulated 
with VP0=2 V, f=60 Hz, CP=47.4 nF. 
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as charging progresses, it becomes comparable with the delay of the ZCS comparator 
and with the time required for detecting a negative (i.e. discharging CST) current on 
L1. However, this is a necessary trade-off for reducing the intrinsic power 
consumption for operating with very low input power levels. 
 
 
The output power dependence from the equivalent load resistor is shown in Fig. 
27. Data are obtained from the fifth experiment. The equivalent load resistance is 
evaluated by dividing the voltage VST by the current forced by SMU. The SMU 
current was chosen in order to obtain VST ranging from 500 mV (points on the left of 
Fig. 27) to 5 V (points on the right of Fig. 27), with steps of 500 mV. The 
dependency of output power from the load resistance is low, as expected from a 
SECE converter. In addition, two main effects can be observed. The first affects the 
output power (i.e. the energy transfer efficiency) for low value of load resistance and 
is caused by the increase of damping on the inductor L1 current. This is due to the 
longer time needed for transferring the energy from L1 to CST and to the smaller VGS 
that turns on the MPB p-channel MOSFET in Fig. 16 (part of switch SST in Fig. 16). 
On the other side, for higher load resistance (and thus VST) the main issue is due to 
the delay between the detection of the zero crossing of the inductor L1 current and the 
turn-off of SST.  
 
Fig. 26. Energy conversion efficiency for several values of VP0 at a frequency of 60 
Hz with VDD=2.7 V externally supplied. Component values in Table II.  
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3.4.4 RCI 
A sixth experiment has been used for the evaluation of the effectiveness of RCI 
and a comparison has been made with RCI enabled and disabled. After setting an 
operating point with VST=1 V and then with VST=2 V, the output power of the 
converter has been measured with RCI enabled and, at a later stage, with RCI 
disabled and for different values of piezoelectric open-circuit voltage VP0. The output 
power has been measured with the same methodology as the efficiency in the 
previous paragraph. The ratios between output power with and without RCI are 
illustrated in Fig. 28 in which the theoretic value, computed as the ratio of (4) over 
(2) is also shown. As it can be seen, the output power increases up to three times and 
there is a satisfactory agreement with analytical values (red line) and measured 
points. The mismatch in this case is mainly due to the resistive losses on the RCI 
switches which do not allow to perform a full voltage inversion. 
 
Fig. 27. Output power dependence on equivalent load resistance for different input 
voltage levels covering the allowed operating regions of the chip.   
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A comparison of the experimental results obtained on the designed converter with 
other recent works on SECE converters is shown in Table IV.  
 
TABLE IV. COMPARISON OF INTEGRATED SECE IMPLEMENTATION. 
Parameter [41] [84] 
IC presented in 
Chapter 3 
Technology 0.35 μm CMOS 
0.35 μm CMOS and 
off-chip MOSFETs 
0.32 μm BCD 
Year 2012 2013 2014 
Quiescent current 1.76 μA1 330 nA2 160 nA 
Maximum input 
voltage 
20 V >70 V 5 V 
Maximum output 
voltage 
5 V 3.3 V 5 V 
Features PSCE MS-SECE, TWS RCI, TWS 
Peak Efficiency 85% 61% 85.3% at VP = 4.63 V 
1
 Equivalent current estimated from reported power losses. 
2
 Equivalent current estimated from 
reported power consumptions. 
  
 
Fig. 28. Analytical performance improvement in output power of RCI and comparison 
with measured data on manufactured devices. For the analytical evaluation, V T=0.6 V 
and the other component values are listed in Table II. 
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Chapter 4  
Low Voltage DC Energy Harvesting 
The second presented interface is a power management IC for energy harvesting 
from low voltage transducers such as TEGs, PV cells. and the overall architecture is 
discussed in Chapter 4.1. It includes a self-supplied nano-power buck-boost converter 
with configurable FOCV MPPT, and its design is extensively portrayed in Chapter 
4.2. As previously described for the converter in Chapter 3, the TWS has also been 
implemented. Moreover, a capacitive dc-dc boost converter has been designed in 
order to allow the start-up of the buck-boost converter from energy sources with 
output voltage as low as 223 mV. Such start-up unit (SU) is presented in Chapter 4.3. 
Finally, a linear regulator with low drop-out (LDO) has been included in order to 
provide a stable voltage to the load. The LDO design is illustrated in Chapter 4.4. The 
last part of the chapter shows the results of the experimental measurements performed 
on the manufactured samples and a discussion of such results is provided. 
4.1 Architecture of Single Source Low Voltage DC Converter 
The overall system architecture is shown in Fig. 1. The converter is composed of 
three main blocks: the start-up (SU) circuit, the main DC/DC buck-boost converter 
(MC) and a low drop-out regulator (LDO) in order to provide a stable voltage to the 
load. The IC requires an external inductor L1 for the MC and four capacitors. The IC 
operates with two storage capacitors CDD and CST, as in [83], [86]. The power 
conversion and management circuits are supplied by CDD (IC supply), while CST 
provides the bulk energy storage (e.g. a supercapacitor) for the application circuits. 
This choice allows the use of a small capacitor for CDD, which ensures faster 
activation times and independency from the energy stored on CST. The capacitor Cbuf 
is employed as an energy buffer for MPPT, and CREG provides LDO loop stability 
compensation and filtering. With the exception of CST, which is sized upon user 
application constraints, the other external capacitors have a small footprint and tiny 
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SMD components can be used. The inductor L1 used by the MC should have a 
sufficient inductance value, and the chosen one is 10 mH. The reason of such value is 
the necessity of operating in discontinuous conduction mode (DCM) as energy is 
transferred from the energy source (ES) and from Cbuf to CST or CDD by exploiting 
resonant LC circuits. Low inductance values would lead to very fast switching 
periods, in the order of the hundreds of ns, which are not compatible with ultra-low 
power circuit consumptions. 
As the minimum operating voltage of the MC is VDDmin = 1.36 V, while the ESs 
considered in the thesis typically output VDC ≤ 1 V, a voltage booster circuit is 
required for initial start-up. The SU circuit is a fully integrated charge pump and has 
the purpose of charging CDD from 0 V up to VDDmin, where the MC can be started. At 
this point, the MC disables the SU circuit. In this phase, the power consumed by the 
SU is only due to leakage currents. 
The IC has been designed in a STMicroelectronics 0.32 μm BCD technology, 
although only CMOS modules have been utilized in the design 
 
.  
 
 
Fig. 29. Architecture of the low voltage converter.  
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4.2 Main Converter 
The MC is basically a buck-boost converter and its circuit diagram is shown in 
Fig. 30. This topology was chosen in order to keep the ES disconnected from the 
energy storage, and to allow operation at MPP. It has been designed in order to draw 
a nominal quiescent current IDDq = 96 nA at VDD = 1.4 V. The reference current 
Iref = 16 nA is generated by the bias block in Fig. 30. Such current is then mirrored 
and used as tail current in comparators, delay generators and under-voltage lock-out 
circuit (UVLO).  
The MC is kept disabled by an UVLO circuit that triggers when VDD rises above 
VDDmin and enables the MC, which performs efficient energy extractions at MPPT. 
The UVLO provides an output VUVLO = VDD when VDD < VDDmin, and VUVLO = 0 V 
otherwise. 
 
 
 
Fig. 30. Circuit diagram of the MC. 
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4.2.1 Two-way Energy Storage Policy 
The MC has two possible output channels for the extracted energy stored in 
inductor: VDD and VST. This power management policy has been named Two-Way 
Energy Storage. When the MC is active, CDD gets progressively discharged. As long 
as the power budget is positive, the priority of the control logic of the MC is to keep 
VDD over 2 V in order to remain in active mode. While the supply voltage VDD is 
greater than 2 V, the extracted energy is directed towards CST. As VDD drops below 
this value, the extracted energy is directed towards CDD until it is recharged to 2.5 V. 
This mechanism, operated by the Output Channel Selector block in Fig.  2, allows a 
faster start-up as the SU needs to charge only CDD to VDDmin. The value used for CDD 
is 200 nF and can be increased up to some μF, whereas CST is usually much larger due 
to applications constraints. Higher values of CDD would increase the start-up time 
with no benefits on converter performance.  
 
 
 
Fig. 31. Acquired waveforms of VDC, VDD, VST, and VUVLO from an IC sample showing 
the start-up phase and the behavior of the two-way energy storage. The ES used is a 
tiny BPW34 photodiode under a table lamp, operated at the estimated MPP after the 
MC switches to active mode (VUVLO falling to ground). 
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Moreover, the dual output channel topology allows CST to be completely drained if 
the LDO is replaced with a boost converter regulator. Other two-path architectures 
have been recently presented [84], where the supply voltage of the converter is 
directly linked to the voltage of the storage capacitor. Differently, the idea in the IC 
design of this chapter is to keep VDD and VST independent, so that the intrinsic power 
does not increase with VST. The behaviour of this policy is shown in Fig. 31, where 
the acquired waveforms on an IC sample are reported. The benefit of a small value of 
CDD is noticeable: VDD rises quickly into its operative range while VST (CST = 33 μF) 
increases slowly. 
4.2.2 Maximum Power Point Tracking 
The chosen technique for MPPT is FOCV because it requires a very limited 
amount of energy for processing with respect to other techniques as it is based on 
intrinsic characteristics of the ES. The drawback is a limitation on the tracking 
accuracy. However, it allows saving power on the control circuit, so that the overall 
effect is advantageous. The selectable fractions of VDC0 are 75% for PV cells, 50% for 
resistive source and, additionally, 40% for non-linear rectennas, as observed 
experimentally in [34],[37].  
The circuit diagram of the MPPT circuit is shown in Fig. 32. The open circuit 
voltage of the source VDC0 is sampled on CS for the first time when the MC is 
activated (i.e. when VDD rises above VDDmin, as shown in Fig. 31). Then, the reference 
voltage VMPP is generated by sharing the charge QS = CSVDC0 on the combination of 
appropriate capacitors chosen among C75, C50 and C40. The capacitor C75 is always 
used for VMPP generation, whereas C50 is used only for MPPT at 50% and 40% of 
VDC0 and C40 is used only for MPPT at 40%: this approach allows to save silicon area. 
The capacitor values have been chosen in order to scale VDC0 to the appropriate value, 
according to the MPPT configuration. From then on, VMPP is refreshed every 8 energy 
extraction cycles, in order to track voltage fluctuations, as shown in Fig. 33.  
During normal operation SON and EON are low, so that VDC = Vbuf, and Vbuf is 
compared with VMPP (Fig. 2). An energy extraction cycle is started when the EXC 
signal (i.e. the TRIG signal, disabled during the VDC0 sampling phase in order to 
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avoid undesired energy extractions, as shown in Fig. 3) goes high, i.  e. when 
VDC = VMPP + VH, where VH = 28 mV is the hysteresis of comparator CMP1 in Fig. 30. 
The energy extraction from the ES (and Cbuf) ends when VDC = VMPP - VH. The ES 
voltage is kept in a window of size VH centered in its approximated MPP. The 
maximum input voltage at MPP VDC,max is limited by the internal p-channel 
differential pair of comparator CMP1 [26]. The limit is due to the threshold voltage 
of the p-channel MOSFETs. This means that the limit on the open circuit voltage 
VDC0,max is VDC0,max = 2.5 V with the MPPT circuit configured to operate at 50% of 
VDC0 and VDC0,max = 1.7 V for MPPT at 75% of VDC0. 
 
 
 
Fig. 32. Circuit diagram of the MPPT block that generates the reference voltage VMPP. 
The diagram has been simplified and does not show the level  shifters required for 
properly driving the p-channel MOSFETs of the CMOS switches. 
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4.2.3 Energy Extraction Cycle 
During the first phase P1 (i.e. the corresponding of PHA in Chapter 3) of the 
energy extraction cycle, shown in Fig. 34, energy is transferred from Cbuf and from 
the ES to the inductor L1 by turning MX2 on and MX1 off. MNE and MPE are also turned 
on (EON signal high). In the second phase P2 (i.e. the corresponding of PHB in 
Chapter 3) of the cycle, MX2 is turned off and MX1 is turned on, so that energy flows 
from L1 to the selected output capacitor, either CST or CDD, while MNE and MPE are 
turned off. The process ends when the zero current switching is detected on MPT or 
MPD, depending on the selected power path. The output channel is selected with the 
signal SorD, which makes the logic controller choose the correct Zero Current 
Detector (ZCD, which is the same as the ZCS circuit in Chapter 3) with the signals 
PST and PDD. Fig. 34 shows waveforms of VX1, VX2, VDD and Vbuf acquired during the 
energy extraction cycle after the UVLO has triggered (VDD is shown to rise from 
1.4 V). Phases P1 and P2 are highlighted along with the status of EON, MX1 and MX2. 
 
Fig. 33. Acquired waveforms of VDC and Vbuf from an IC sample showing the MPP 
being refreshed every 8 energy extraction cycles. The ES is a BPW 34 photodiode 
under the light of a table-lamp with a 50 W halogen lamp, half-power, at a distance of 
45 cm. The noise on the waveforms is due to the oscilloscope (Tektronix MSO2024, 
no filter or bandwidth limitation).  
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The ZCDs are normally turned off and their static current is negligible, since they 
are biased by the Dynamic Bias block, which is activated only during energy 
extraction cycles by the Logic Controller (LC). However, in order to increase the 
comparator speed, the Dynamic Bias is set to provide a boosted bias current 
IrefDB = 16Iref (i.e. IrefDB = 256 nA) to ZCDs, in order to reduce their propagation 
delay. 
4.2.4 Logic controller 
A simplified circuit diagram of the LC is shown in Fig. 35. The LC implements a 
finite state machine that controls the energy extraction phases (represented by the 
state of P1 and P2 signals) and has been designed as a fully asynchronous logic block. 
This choice allows to spare the energy consumption due to clock generation and to 
minimize the delay between an event and the corresponding response. The. The LC 
also implements specific gate drivers (GD) circuits that provide a proper voltage for 
driving the p-channel FETs of the CMOS switches, either 0 V or the maximum 
 
Fig. 34. Acquired waveforms of VDD, VX1, VX2 and Vbuf during an energy extraction 
cycle. A zoomed view of the ZCD is illustrated on the right part of the figure. As it is 
the first energy extraction after the MC has switched to active mode, VST = 0 V.  
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voltage available in the circuit. The RESET signal is generated from the high to low 
transition of VUVLO and it used to clear all memory elements during the transition 
between passive and active mode in order to ensure the correct state of the circuit.  
 
 
4.3 Low Voltage Start-up 
The SU is required in order to initially charge CDD up to VDDmin. It is a 16-stage 
charge pump based on [87] and its circuit diagram is shown in Fig. 36. The SU is 
supplied directly by the ES through the VSUin pin. The output of the charge pump 
VSUout is connected to VDD. Low threshold MOSFETs  have been used in the SU, in 
order to reduce down to about 200 mV the minimum value of VSUin that allows 
VSUout ≥ VDDmin. The number of stages has been evaluated from simulations in order to 
provide an output impedance lower than 14 MΩ at VSUin = 0.25 V, which is the value 
of the input impedance of the MC seen from its power supply input port (VDD and 
GND). 
 
Fig. 35. Simplified circuit diagram of the LC. 
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A 33-stage ring oscillator generates the clock signal CK, which is then used to 
generate the two phases required by the charge pump branches. The generated 
frequency fCK depends on VSUin. According to simulations, fCK = 770 kHz at 
VSUin = 250 mV. The ring oscillator can be disabled by driving the EN input to 0 V. 
The active area of the SU is 0.192 mm
2
. The 32 flying capacitors C1T,…C16B are 
2.52 pF each and occupy the 62% of the overall area of the SU. The remaining area is 
occupied by the buffers driving the CKA and CKB clock signals, and by empty space 
required to separate the n-wells of M1T,…,M15B since each one of them is at a 
different potential. 
The connection of the SU with the MC is shown in Fig. 37. The EN signal is 
connected to the ES through a resistor RENS = 44 MΩ, and to the VUVLO signal through 
RENU = 0 Ω. The resistor RENU can be substituted with a short-circuit because, at start-
up, the inverter driving VUVLO is in a high-impedance state until VDD ≈ 0.6 V. As VDD 
rises above this value, VUVLO follows VDD, keeping the SU active. When the UVLO 
triggers, VUVLO = 0 V and also EN gets close to 0 V as RENU is far less resistive than 
RENS. In this implementation, for testing purposes, RENU and RENS are external 
resistors. The high resistance of RENS is necessary in order to cause only negligible 
perturbations on the ES, since the typical current drawn is less than 12 nA at 
 
Fig. 36. Circuit diagram of the SU.  
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VDC0 = 0.5 V. However, they might be integrated, reducing the external components 
count, with an estimated area utilization of a fraction of mm
2
. 
Fig. 38 shows the waveforms acquired in a realistic case, where a start-up from 
VDC = 0 V (VDC0 = 383  mV after the ES is illuminated) and VDD = 0 V (Vbuf and VUVLO 
are 0 V by consequence) is performed. The ES is a 7.5 mm
2
 BPW34 photodiode 
exposed at indoor light at time t = 0.1 s. In the initial phase the ES charges the 
parasitic capacitance, which is mainly due to the probe in this case, on the EN pin 
(i.e. the VUVLO signal as RENU = 0 Ω) and, subsequently, the SU is then activated. CDD 
and Cbuf are charged. As VDD = VDDmin, the VUVLO signal falls to 0 V and the MC is 
activated. 
 
 
 
Fig. 37. Schematic of the connections of the SU block with the MC.  
 
Fig. 38. Acquired waveforms of VDC, VUVLO, Vbuf and VDD during the start-up phase 
with a BPW 34 photodiode as ES. After the MC switches in active mode, the 
operation at MPP (set to 75% of VDC0) is observable. External components values are: 
CDD = 200 nF, Cbuf = 22 μF, and CST = 33 μF. 
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4.4 Output Regulation 
A low quiescent current LDO has been integrated in order to provide a regulated 
voltage to the load. The circuit diagram of the LDO is shown in Fig. 39. The circuit 
has been designed as an independent block and thus some of the bias circuitry of the 
MC has been replicated. The LDO draws a nominal static current of 251 nA. 
However, in a future version of the IC, sharing the bias block with the MC would 
reduce the static current to 203 nA. The LDO active area is 0.147 mm
2
. Differently 
from existing nano-current commercial solutions [88], which use arrays of floating 
gate transistors programmed during manufacturing to precisely set the desired output 
voltage, the designed LDO uses standard CMOS. A single external capacitor with 
minimum value CREG = 10 μF is required for ensuring stability. 
The LDO has an external enable input (ENLDO signal in Fig. 39). Moreover, the 
LDO features an internal UVLO that forces the transistor MPR to be turned-off (i.e. 
VGR is driven to VIN) and thus forces, at steady-state, VREG = 0 V. In a similar fashion 
to the MC, the UVLO disables the LDO if VIN ≤ VDDmin. A second UVLO circuit, 
shown in Fig. 39, disables the LDO if there is not a sufficient input voltage, i.e. if 
VIN ≤ VREG + VSAFE, where the voltage VSAFE is a safety margin set to about 350 mV. 
This feature, which can be externally disabled, has a positive effect on the energy 
budget of the system as it limits the static and leakage currents of both the load and 
the LDO when the input voltage VIN is lower than required for operations. 
The output voltage divider is fully integrated and is composed of a fixed resistor 
R1 = 2.4 MΩ and a second resistor R2, which is programmed by the configuration 
logic in order to provide the desired output voltage VREG. The possible options for 
VREG are 1.8 V, 2.5 V, 3.0 V and 3.3 V. The different values of R2 generate the same 
current Ifb = 230 nA in each configuration. The overall nominal static current of the 
LDO is 481 nA. The LDO is stable in a no external load condition. A short-circuit 
protection with a current limit of 50 mA has also been implemented.  
The generation of the reference voltage VREF is based on the threshold voltage of 
the n-channel MOSFETs. VREF is obtained from the voltage drop on two identical 
series connected transistors. The first one is diode-connected, with its drain and gate 
connected to VREF. The second is used as a source degeneration with the gate 
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connected to VREF in order to improve the independence of VREF with respect to VDD. 
The circuit is simple and effective in case a very high precise output voltage is not 
necessary. Results of Montecarlo simulations showed a standard deviation of 1.1% of 
mean value of VREF at room temperature and VIN = 2.5 V. This tolerance does account 
for the generation of VREF and Iref from the bias circuitry. However, it does not 
account for amplifier input offset, typically 7 mV, and for mismatch of R1 and R2, 
which can, however, be neglected. 
 
4.5 Experimental Results 
The experimental measurements in this section have been performed on samples 
of manufactured devices. A photograph of a manufactured die and of a packaged 
sample (CLCC68 package) is shown in Fig. 40 together with a BPW34 photodiode 
with 7.5 mm
2
 of active area that was used for functional testing. The die area, a 
substantial part of which is taken by the pad ring, is 4.58 mm
2
 while the active areas 
are respectively 0.588 mm
2
 for the MC, 0.192 mm
2
 for the SU, and 0.147 mm
2
 for the 
LDO. The total active area is 0.93 mm
2
. 
 
Fig. 39. Architecture of the low drop-out regulator. 
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4.5.1 Functional tests 
Functional tests has been performed with a BPW34 photodiode as ES, which was 
illuminated by a 50 W halogen lamp placed over the photodiode at a distance of 45 
cm. The maximum output power of the ES at 75% of VDC0 = 373 mV was 14.8 μW 
(measured with a Keithley 2601A SMU). The external components of the circuit are 
CDD = 200 nF, CST = 33 μF, Cbuf = 32 μF, L1 = 10 mH. 
Fig. 38 shows the acquired waveforms of VDD, VST, VDC and VUVLO with the 
aforementioned setup: the two-way energy storage policy can be clearly seen as VDD 
quickly enters in its operative range after the start-up phase while VST raises slowly as 
CST >> CDD. Fig. 38 shows the same process, acquired in a second time, with the 
focus on the operations of the SU and the subsequent energy extraction at MPP after 
the UVLO trigger. In a third test, the waveforms associated to the MPPT circuit have 
been recorded, in order to show the periodic refresh of the open circuit voltage VDC0 
(depicted in Fig. 33) and the waveforms of inductor nodes VX1 and VX2 during an 
energy extraction cycle of the MC (depicted in Fig. 34). 
4.5.2 Quiescent current 
Firstly, the characterization of the MC is presented. The first measurements is the 
converter quiescent current and it has been measured with a Keithley 2601A SMU 
forcing VDD and is IDDq = 121 nA at VDD = 2.0 V, while IDDq = 101 nA at VDD = 1.4 V 
 
Fig. 40. Die micrograph and photograph of a packaged IC sample and of a BPW34 
photodiode used as ES. 
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(i.e. slightly above VDDmin, when the MC is in active mode). The equivalent input 
resistance RMC of the MC seen from its power supply input and corresponding to its 
intrinsic current consumption, is useful for validating the SU, as it allows to estimate 
whether the SU can sustain the MC during the start-up phase. In order to characterize 
RMC, the quiescent current IDDq has been measured in a range of VDD values closely 
centered on VDDmin. Fig. 41 shows the measured values of RMC and its minimum value 
is RMCmin = 10.28 MΩ at VDD = 1.36 V. 
 
4.5.3 Efficiency 
In a second experiment the converter efficiency has been also investigated at 
different input power levels and voltages VDC0. For this purpose, a constant current 
was sunk from VST with a SMU in order to set the output voltage at a desired value. 
The efficiency was assessed as the ratio between the output power flowing from the 
VST node and the maximum theoretical input power (i.e. VDC0
2
/4RS). Five input 
configurations are shown in Fig. 42. In order to better control source characteristics, 
in these measurements the ES has been emulated with a voltage source with a series 
resistance and with the FOCV MPPT circuit configured at 50% of VDC0. The MC has 
been tested with five different input configurations with input power ranging from 
10.5 μW to 437 μW, with several values for VDC0 (from 248 mV up to 1.6 V) and RS 
(from 267 Ω up to 4.607 kΩ). The parameters of the ES used in each measurement are 
shown in the legend Fig. 42. The chosen value of RS are comparable with the 
resistance of several low-voltage transducers (e.g. BPW34, Micropelt MPGD751, 
 
Fig. 41. Measured input resistance RMC of the MC. The abrupt variation of RMC at 
VDD = 1.36 V (i.e. VDDmin) is due to the change of state of the UVLO circuit. 
 62 
[34], [37]). The measured peak efficiency is 77.1% when the MC is self-supplied, i.e. 
the system is fully autonomous, whereas it reaches 79.3% if VDD is provided 
externally (VDD = 2.4 V). This results highlights, as discussed beforehand, the efforts 
made in order to reduce the power consumption of the MC, mainly the static one. The 
converter efficiency has a strong dependency on the input voltage VDC. However, this 
can be mitigated, in a future version, by increasing the conductivity (i.e. the size) of 
the switches MNE and MPE at the cost of a slight increase of dynamic switching 
consumption. Another aspect that influences the MC efficiency is the relationship 
between the amount of energy ECYC extracted per cycle and the ZCD delay: such 
delay has a noticeable effect on efficiency when VST ≥ 3.5 V as it becomes 
comparable with the duration of phase P2 and, if the operations at VST ≥ 3.5 V are 
prevalent, an improved ZCD circuit should be used. This effect is more evident when 
the A simple solution would be an increase of Iref in order to reduce the propagation 
delay of comparator CMPST. However, in micro-power applications this does not 
represent a significant limitation because external circuits can operate at lower supply 
voltages. 
 
 
Fig. 42. Measured efficiency of the MC for different power levels (input voltage VDC0 
and series resistance RS). The reported efficiency is related to the self-supplied MC. 
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4.5.4 Energy per conversion cycle 
In a third experiment, the energy EC drawn by the MC during an energy extraction 
cycle has also been measured. In order to evaluate the MC dynamic consumption, the 
MC has been externally supplied (VDD = 2.4 V) and the average current drawn Iavg has 
been measured with an Agilent E34401A multimeter as the drop voltage on a 6.8 kΩ 
sense resistor. The frequency fe of energy extractions was also measured with a 
digital oscilloscope. The dynamic current Idyn drawn by the MC is then obtained by 
subtracting IDDq. EC can be evaluated from measurements as: 
   11   cdynDDcDDqavgDDC fIVfIIVE , (4.1) 
The MC uses EC = 6 nJ (at VDD = 2.4 V and VST = 1 V) to perform a complete 
energy extraction cycle while supplying the LC, the analog circuits, and the switch 
drivers. However, when VST rises above 2.5 V, some energy is subtracted also from 
CST, mainly for activation of the switches. This may reduce the energy drawn from 
CDD, but also increases the overall energy consumption. However, EC also depends on 
the choice of external components as Cbuf and L, on the series resistance RS, and on 
the open-circuit voltage VDC0 of the ES. 
4.5.5 Minimum and maximum input power 
The minimum input power, required for sustaining active operation of the MC, 
once the MC has started, has been investigated in a fourth experiment. The source 
was emulated with RS = 1464 Ω and a decreasing VDC0 until the circuit ceased 
operating. A minimum input power of 935 nW, computed as VDC0
2
/(4RS), was found 
at VDC0 = 74 mV. In this case, no power was delivered to CST. However, such a low 
VDC0 voltage does not allow the MPPT circuit to work efficiently as the voltage swing 
required for conversion is comparable with VDC0. The swing of Vbuf (and hence VDC) 
has been measured as 42.5 mV, which is the 57.4% of the open circuit voltage VDC0. 
Data elaboration from acquired waveforms showed that the average input power from 
the ES was, in the experiment, about 838 nW, with a drop of 10% with respect to 
theoretical maximum. 
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The maximum input power that can be handled by the MC has been 
experimentally evaluated in a fifth experiment. An ES was emulated with RS = 267 Ω 
and an increasing VDC0 until the circuit ceased operating. A maximum input power of 
4.95 mW was found at VDC0 = 2.3 V, RS = 267 Ω, and with CDD = 200 nF, 
CST = 33 μF, Cbuf = 32 μF, MPPT at 50%. The voltage on VST settled at 3.15 V with a 
load resistor of 3227 Ω connected to VST. The MC was self-supplied and the net 
output power has been measured as 3.07 mW, with an efficiency of 62%. However, 
an optimum output load was not used. This power limit is mainly due to the time 
required for energy extraction (energy transfer between RLC circuits) and can be 
increased by reducing the inductance value of L1: the drawback is a decrease of 
efficiency, especially for VST > 3 V, due to ZCD delay as shown in Fig. 42. 
The maximum input voltage VDC0,max allowed by the converter has been 
investigated in a sixth experiment and the MC operates correctly up to VDC0 = 2.5 V, 
with RS = 4.7 kΩ and the MPPT configured at 50%. 
4.5.6 Start-up Circuit 
Fig. 43 shows the steady-state output voltage of the SU for several values of VSUin 
with a load RSUL = 10 MΩ on VSUout. The load RSUL was imposed by the Agilent 
E34401A multimeter used in the tests, and is suitable to emulate the MC 
(RMCmin = 10.28 MΩ). The minimum measured voltage required by the SU to reach 
VSUout ≥ VDDmin is 223 mV for RS = 1.46 kΩ. In order to verify the ability of the SU to 
supply the MC, the output resistance RSUout of the SU, which can be modelled as a 
voltage source with a series resistance RSUou, has been evaluated from two different 
sets of measurements. The first set was obtained with RSUL = 10 MΩ, whereas the 
second set in open circuit with RSUL > 10 GΩ, corresponding to an additional setting 
of the multimeter. The obtained results are illustrated in Fig. 44. The minimum value 
of RMC (i.e. RMCmin) is highlighted in the graphs and shows that RSUout is always lower 
than RMC in the useful input voltage range (VSUin > 223 mV), especially when 
VDD ≤ 1 V, hence the designed SU is suitable as start-up block for the MC.  
The efficiency of the SU, evaluated in a further experiment as the measured output 
power on a 10 MΩ load divided by the measured input power, has also been 
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investigated and the results are depicted in Fig. 45. However, the low efficiency of 
this block is not an issue as the SU is not the main energy path from the ES to CST. It 
must only provide the conditions (i.e. VDD = VSUout ≥ VDDmin) for the start of the MC, 
whenever the system falls in a fully discharged state. 
 
 
 
Fig. 43. Measured VSUout with a load of 10 MΩ as a function of VSUin and source 
resistance RS.  
 
Fig. 44. Measured output resistance RSUout of the SU in different input conditions.  
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4.5.7 Low Drop-out Regulator 
The performance of the LDO has been tested. Fig. 46 shows the measured 
quiescent current of the LDO for each output voltage. The graph clearly illustrates the 
operation of the UVLO that disables the LDO output and limits its quiescent current 
to the expected value (i.e. 251 nA). However, the LDO quiescent current graph 
discloses a dependency on VIN much stronger than expected from simulations. 
Another set of experimental measurements has been performed on 12 samples of 
the IC in order to verify the output voltage spread with respect to the nominal value. 
The measured average output voltage is about 7.2% lower than in simulations for 
each configuration. The standard deviation is 1.9% of the nominal VREG value. Hence, 
the circuit is suitable for applications that do not require a high precision. However, 
since the standard deviation is quite low, as highlighted in Fig. 47, the normalized 
output values are quite close to the average value with low dispersion.  
The line regulation of the LDO is less than 10 mV/V with a load current of 
1.17 mA and VREG set to 1.8 V. The measured load regulation, with the same set-up, 
has been measured to be 5.31 mV/mA, with a load current variation from 1.17 mA to 
115 μA. 
 
Fig. 45. SU power conversion efficiency  
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4.5.8 Results Discussion 
A comparison of the experimental results obtained on the designed converter with 
other recent works on converters for energy harvesting is shown in Table V. 
The obtained results from experimental measurements show that custom and 
tailored circuits for energy harvesting allow to achieve a high conversion efficiency 
even with very limited input power levels (tens of μW). A future work for the IC 
 
Fig. 46. LDO quiescent current for each output voltage configuration. 
 
Fig. 47. Measured VREG with a 10 MΩ load in each configuration (1.8 V, 2.5 V, 3.0 V, 
3.3 V) normalized to the nominal VREG value from simulations. 
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performances improvement may consider the optimization of switches sizing in order 
to reduce their on-resistance, at the cost of a larger die area. Moreover, an 
optimization of the ZCD scheme can help to mitigate its effect on efficiency for 
VST > 3.5 V, the range in which the efficiency is deteriorated as shown in Fig. 42. 
 
 
TABLE V. RECENT NANO-POWER ICS FOR ENERGY HARVESTING APPLICATIONS 
Work Source 
Type of 
converter 
Additional 
features 
Quiescent 
current/power 
and PMIN 
Efficiency 
Input 
voltage 
range 
[27] RF Buck 
MPPT with on-off 
time regulation, VOUT 
regulated with APL 
comparator 
181 nA, 
PMIN = n.a. 
 < 95% 
1.2-2.5 
V 
[29] DC 
Charge 
pump 
Dynamic body bias, 
adaptive dead time 
< 0.5 µW, 
PMIN = n.a. 
34%/72% at 
0.18V/0.45V 
> 0.15 
V 
[23] DC Boost 
FOCV MPPT, 
battery charger, 
cold start-up 
330 nA, 
PMIN = 5 μW 
38%/>80% at  
0.1 V/5 V 
80 mV – 3 
V 
(330 mV 
startup) 
[30] TEG Boost 
Variation-tolerant 
FOCV MPPT, no 
output voltage 
regulation, battery 
required 
n.a., 
PMIN = n.a. 
72% 
70-600 
mV 
[20] PV Boost 
On-chip PV cell, 
double-boost 
converter 
n.a., 
PMIN = 1 μW 
65 % > 0.5 V 
[22] PV 
Battery 
Charger 
Reconfigurable 
circuit power and 
speed 
390 nW, 
PMIN = n.a. 
90 % 0.9-2 V 
[26] 
TEG, 
PV, 
 PZ 
Boost 
converter 
Single shared 
inductor with 
asynchronous 
arbiter logic 
431 nA 
(9 sources), 
PMIN = 3 μW 
89.6 % 
< 5.5 V 
(1.4 V 
startup) 
This 
work 
DC 
Boost 
converter 
Asynchronous 
control logic, fast 
battery-less startup, 
nanopower LDO 
121 nA, 
PMIN = 935 nW 
77.1 % 
74 mV- 
2.5 V 
(223 mV 
startup) 
       
n.a. No data available.  
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Chapter 5  
Heterogeneous Multisource Energy 
Harvesting 
The last chapter describes the third designed converter and the results of 
experimental measurements are discussed. The integrated power converter is an 
energy harvesting buck-boost for multiple and heterogeneous energy sources [26]. 
The architecture of the converter is analysed and a description at system and circuital 
level is provided of each channel type (i.e. either AC and DC channel are 
implemented) in the first five sections. Then, the maximum power capabilities of the 
IC are analysed and discussed. The sixth and last section of the chapter illustrated the 
experimental measurements performed on manufactured samples, providing a 
comparison with the state-of-the-art of multisource power converter for energy 
harvesting and insight on converter efficiency, static consumption and dynamic 
energy required for a single energy extraction. 
5.1 Architecture 
The block diagram of the proposed buck-boost converter IC is shown in Fig. 48. It 
features nine input channels, five of which are dedicated to PZ and the remaining four 
to DC sources. Among the DC input channels, two of them are dedicated to high 
voltage (HV) sources with 1 V ≤ VDC0 ≤ 5 V, while the remaining two are optimized 
for low voltage (LV) sources, typically with 100  mV≤ VDC0 ≤ 1 V. Energy can be 
extracted simultaneously from up to 9 sources and transferred into the energy storage 
device (e.g. a supercapacitor). A high number of channels was deployed in order to 
demonstrate the high scalability of the proposed approach and the negligible impact 
on intrinsic consumption of the power converter. However, unused channels can be 
disabled. Multiple input channels allow simultaneous energy extraction from multiple 
and heterogeneous transducers such as PZ, TEGs, RF harvesters and PV cells, in 
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order to guarantee energy coverage with intermittent sources. A specific feature is the 
buck-boost converter core shared among all the channels, in order to limit die area 
and energy absorption; moreover, this allows the use of a single external inductor. 
The inductor value is critical: low values, e.g. tens of μH, require a high reactivity of 
the switching circuits leading to high power consumptions, while high values, e.g. 
some mH, translate into a bulky inductor, not suitable for extreme miniaturisation.  
 
 
The supply voltage VDD of the converter and the energy storage output VST are 
shorted in order for the converter to supply itself with the harvested energy, leading 
to a fully autonomous solution. The energy stored in CST is also available to an 
external load such as a low dropout regulator (LDO) supplying a WSN node. In a 
more complex design like a system-on-chip (SoC), the LDO can be directly integrated 
within the same chip together with all application circuits. In the following sections 
of the paper, VST will be referred to as the energy storage voltage, whereas VDD as the 
supply voltage of the converter. Moreover, where not specified, the bulk terminal of 
 
Fig. 48. Block diagram of the proposed heterogeneous multi-source converter. 
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MOSFETs has to be considered connected to VDD or GND for p-channel and n-
channel MOSFET respectively. 
The IC, as the ones described in Chapter 3 and Chapter 4, has been designed in a 
0.32 μm BCD technology from STMicroelectronics. All the transistors in the 
schematics should be assumed to be 5V MOSFET except otherwise noted. In addition 
to standard 5V CMOS devices, low threshold CMOS and n-channel depletion 
MOSFET have been used. The IC has been designed as a general-purpose building 
block for ultra-low-power systems, compatible with both integrated and discrete 
electronics. It can also fit into a SoC design as the harvesting core of the IC is based 
on standard MOS transistors. In case a depletion-mode MOSFET is not available in 
the chosen technology, it can be replaced by a standard n-channel MOSFET. 
However, a secondary DC/DC such as a charge-pump would be required in order to 
provide a sufficient gate voltage to make it conductive initially at the expense of 
increased complexity, silicon area and leakage current. 
 
 
 
 
Fig. 49. Control flow-chart of the system. 
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The converter starts to operate in passive mode, in which VST and Vpass are shorted 
by a depletion n-channel MOSFET which acts as a normally-closed switch (Fig. 48). 
All the PZ and HV DC sources are connected to Vpass through a diode, so that in 
discharged states current may flow to CST through the depletion-mode MOSFET. As 
VST rises, the output of an under-voltage lock-out (UVLO) circuit starts following VST, 
in order to keep the depletion-mode MOSFET conductive. Such path is then cut off 
by driving the gate of the depletion MOSFET to 0 V as soon as the UVLO triggers 
(VUVLO is high during start-up in passive mode), nominally at VDD ≥ VDDmin 
(VDDmin = 1.38 V nominal), as this ensures that the supply voltage is high enough for 
every circuit block to start active operation.. The control flow-chart of the system is 
depicted in Fig. 49 where the phases of an energy extraction cycle are illustrated, 
together with the transitions between passive and active state.  
 
 
 
Fig. 50 depicts a real-world scenario with the initial start-up of the converter 
described in this paper and measured with stimulated devices: a Q220-A4-303YB PZ 
(acceleration aRMS = 0.164g, VPZ(t) = 4.1sin(128πt) V, CP = 52 nF) from Piezo 
 
 
Fig. 50. (left) Start-up of the proposed converter from a zero energy state (VST=0 V) 
showing passive and active operating regimes and (right) close up during the 
transition. Waveforms are acquired from real transducers and a sample of the 
manufactured IC. 
   73
Systems and an Ixys KXOB22-01X8 PV module (indoor laboratory light, 
VDC0 = 1.2 V) contribute to charge CST = 33 μF. Energy is at first passively harvested 
and active operations start as soon as VST ≈ 1.38 V, i.e. on the UVLO signal VUVLO 
falling edge. The latter phase can be easily recognized in the left part of Fig. 50 by 
the clipped sinusoids on PZ trace that extend their amplitude once SECE is started.  
5.2 PZ Channels Interfaces 
Fig. 51 shows the schematic of the interface for PZ. This block is replicated for 
each PZ input channel (i.e. five times). The depletion-mode n-channel MOSFET 
driven by Vpass ensures the previously introduced battery-less start-up from 
discharged states. The first stage of the circuit interface is the enhanced NVC (eNVC) 
of Fig. 7. The PZ voltage is tracked by the peak detector (Fig. 10) which identifies the 
local maxima of VNVC(t), i.e. the peaks of VPZ(t), and feeds the control logic, which 
activates energy extraction on the involved channel by activating VCONVACTIVE. In case 
of simultaneous requests of energy extraction cycles, the delay of the conversions due 
to the queuing introduced by the control logic has no significant impact on the 
amount of extracted energy because the duration of each charge extraction is 
normally significantly shorter (i.e. less than 0.1%) than the PZ oscillation frequency.  
When a conversion is started, phase PHA is applied (Fig. 2) by closing the MSP-
MSN switch, so that CP is discharged through L. The gate of MSP requires a specific 
gate driver which performs a level shift on its digital control input, driven by the 
logic controller, from VDD to the highest possible voltage among VDD, VNVC and VLX1, 
in order to ensure that MSP is completely turned off between energy extractions 
(phase PHC), so that no charge is transferred among sources. This is of utmost 
importance because the inductor terminal VLX1 is shared among all input channels. 
The gate of MSN is driven at VDD supply voltage level as MSN carries most of the 
current when VNVC is less than about 1 V. 
One of the main challenges in the design of the converter was related to the huge 
number of variable voltage supplies for each channel and their sub-block, in 
particular regarding the gate drivers of the p-channel MOSFET switches. A 
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remarkable care has been used in order to prevent activation of bulk diodes caused by 
variations of voltage supplies. Similarly, ESD protection devices on pad-ring have 
been connected to an internal floating rail with protections instead to VDD (or VST). In 
this way the voltage of PZ and HV DC sources is allowed to swing at a voltage higher 
than VDD (or VST) and preventing charge to flow to VDD. Otherwise, efficiency (for 
PZ) and correct operations (for HV DC sources) would be compromised. 
 
 
 
5.3 DC Channels Interfaces 
The main task of the interface circuit for a DC channel is the control of energy 
extraction from the transducer performing MPPT. The FOCV MPP technique requires 
a voltage reference VFOCVref obtained as a particular fraction of VDC at open circuit 
(i.e. VDC0). An external pin VMPPconf is tied to VDD or ground in order to select a 
 
Fig. 51. PZ channel interface circuit diagram.  
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fraction of 50% or 75%. A sample and hold circuit has been designed for this purpose 
and is depicted in Fig. 52. VDC0 is sampled on CS by closing SSAMP for 2 μs. Then, the 
charge of CS is shared with CH75 (or CH50 depending on VMPPconf) by closing the switch 
SH75 (or SH50) in order to set VFOCVref to the desired value. The value of CS=3 pF has 
been chosen as a trade-off between charging time, in order to allow compatibility 
with high impedance sources, and both noise immunity and leakage, in order to 
reduce VFOCVref drift over time while maintaining an high MPPT accuracy. After CS, 
the values CH75 = 1 pF and CH50 = 2 pF were chosen. VFOCVref is refreshed every eight 
energy extraction cycles in order to quickly track fluctuations on VDC0 and, at each 
refresh, CH50 and CH75 are discharged. The quiescent current of the reference circuit is 
only due to the leakage of transistors in the order of some pA. Differently from other 
MPPT schemes which can draw as much as 5 μW [25], [32], the implemented MPPT 
scheme offers a negligible power loss at the cost of a slightly lower accuracy on the 
MPP, resulting in an convenient trade-off for sources in the μW range.  
The schematic of the interface circuit for a DC channel is depicted in Fig. 52 and 
is composed of a MPPT circuit for the generation of VFOCVref, a comparator CMPDC 
(which is, referring to Fig. 6, of type (d) for LV channels and of type (c) for HV 
channels), and an HS circuit (only for HV channels).The switches SCAP and SCONV are 
built exactly alike the switch connecting VNVC and VLX1 (MSN and MSP) in Fig. 51. 
SCAP is always closed except during the refresh operation of the threshold VFOCVref. 
This allows the converter not to stop during the update of VFOCVref. SCONV is a 
normally open switch which is closed only during the phase PHA of an energy 
extraction cycle. Whenever VCAP exceeds VFOCVref + ΔVhystDC, CMPDC activates power 
conversion (phase PHA), which is stopped when VCAP drops below VFOCVref-ΔVhystDC 
(phase PHC). In order to reduce intrinsic consumption, only in phase PHA the 
associated CMPDC tail current is boosted according to the comparator type by the 
control logic, increasing temporarily the speed of the comparator itself.  
Like in the PZ interface circuit, the gate of p-channel MOSFET in the switches 
requires to be driven with the highest available voltage for an effective cut off, then 
HS circuits are implemented between VLX1, VST and VCAP.  
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The acquired waveforms from a LV DC source depicted in Fig. 53 show the 
periodic refresh of VFOCVref every 8 energy extractions and the amplitude of hysteresis 
ΔVhystDC. 
 
 
 
Fig. 52. MPP threshold generator circuit diagram. 
 
Fig. 53. Acquired waveforms on a LV-DC channel from a Micropelt MPG-D751 TEG 
chip heated with a fingertip at room temperature (VDC0 = 160 mV, CbL1=22 μF) 
showing MPP tracking and the refresh of the MPP threshold VFOCVref every 8 energy 
extractions. 
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5.4 Buck-boost Converter  
The buck-boost converter core (Fig. 54) has been carefully designed in order to 
minimize energy consumption per operation and to guarantee a robust system. The 
buck-boost core is shared with all the input channels and is mainly composed of an 
analog section, the switches with their respective drivers, and a logic controller 
implemented as a finite state machine (FSM). The three MOSFET switches of the 
buck-boost converter (MX1, MX2, MXA) are sized to achieve a trade-off between 
dynamic power consumption and on-resistance, which affects conversion efficiency. 
Such switches are driven by the output signal of the FSM which marks the correct 
timings of each phase (PHC, PHA and PHB). The transition from state PHC to state 
PHA is determined by a start signal generated by the arbiter when an energy 
extraction cycle is requested by one of the sources. The analog section consists of two 
comparators (CMPV, CMPI) and a bias generator to dynamically increase the bias 
current of CMPV, CMPI in order to reduce their propagation delay. The bias generator 
has a full shutdown feature: no current is drawn by the buck-boost circuits when the 
converter is in idle (VbiasON signal high) state whereas the bias is set to 16Iref during 
PHA and PHB (VbiasON signal low). This dynamic biasing policy offers on one hand a 
very low quiescent current and on the other hand a fast response time only when 
needed. In fact the propagation delay tpd of CMPV and CMPI decreases, according to 
simulations, down to 0.74 μs and 0.78 μs respectively (Table I). The analog section of 
the buck-boost core draws no current during PHC and draws 1.2 μA during PHA and 
PHB. However, PHC typically last longer than PHA and PHB and the system remains 
in idle state (PHC) whenever there is no energy to harvest. 
The converter detects at run-time the end of both PHA and PHB, therefore the 
system is self-adapting to arbitrary energy transducers (i.e. CP for PZ and RS for DC), 
to the value of the chosen passive components (CST, L and all four buffer capacitors 
Cb of DC sources), and to the value of VST which affects the duration of PHB. The 
start of PHA is requested by individual input channel interfaces and granted by the 
control logic (according to the VCONVactive signal). The end of PHA and the contextual 
start of PHB happen on the zero-crossing of VLX1 by CMPV (signal ZVS, Zero Voltage 
Switching) whereas the end of PHB is detected by CMPI (signal ZCS, Zero Current 
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Switching) when drain-source voltage of MXA (VST-VLX2), which is used as a current 
sense resistor, becomes lower than -Vhyst (i.e. current is flowing from CST to GND 
trough the inductor L). Zero voltage and current detection implemented on custom 
microelectronic circuits grant a significant degree of flexibility at the expense of few 
tens nW. This represents a clear advantage over existing solutions where timings are 
statically determined [16]. 
 
The inductor L is kept shorted to ground in idle state for preventing false 
triggering of CMPV and CMPI, for dissipating possible unwanted residual energy on L 
without producing ringing on VLX1 and VLX2, and for easing correct state detection on 
CMPV and CMPI for a new energy extraction. The switch MXA is closed (i.e. the gate 
is driven to VST) directly from the logic controller through the set input of a D-type 
flip-flop. The output of CMPI is used only for the detection of the opening condition 
and operates directly on the clear input of such flip-flop. Such designed control 
methodology prevents oscillation and multiple switchings of MXA at the end of PHB 
which may lead to unstable operations and a worthless switching activity increasing 
 
 
Fig. 54. Buck-boost core circuit diagram. 
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Fig. 55. (top) Example of acquired signals during simultaneous requests of energy 
extraction from a LV-DC channel and two PZ channels obtained from real 
transducers. (bottom) Waveforms and internal signals acquired during an energy 
extraction cycle from a PZ. ZVC and ZCS signals are not directly shown and their 
effect on the buck-boost converter is highlighted in gray ellipses (transitions from 
PHA to PHB due to ZVS and transition from PHB to PHC due to ZCS). 
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 dynamic power. A typical scenario for simultaneous energy extraction cycles is 
shown on the left of Fig. 55 where two PZ (Q220-A4-303YB from Piezo Systems 
with about 7 g tip mass, f=60 Hz and aRMS=0.164g) have been stimulated through an 
electrodynamic shaker while a Micropelt MPG-D751 was heated with a fingertip 
(cold plate at room temperature). Waveforms were acquired with a digital 
oscilloscope. An additional measurement with a single PZ (with the same parameters 
from the previous measurement) has been performed in order to show waveforms and 
signals of the buck-boost core and the acquired data are shown on the right of Fig. 55. 
5.5 Arbitering of Multiple Sources 
An important block of the system is the logic arbiter. It manages all nine channels 
and serializes the accesses to the buck-boost converter core. In case two or more 
sources concurrently request the execution of an energy extraction cycle, the arbiter 
chooses the one with the highest priority and creates a priority-based queue for the 
remaining requests. The priority has been selected at design stage with the PZ 
channels having higher priority over DC channels. Moreover, PZ on channel 1 has the 
highest priority over PZ, followed by channel 2, channel 3, and so on. A simplified 
diagram of the arbiter circuit is shown in Fig. 56. 
The arbiter is composed of sub-arbiters which grant priority in this order: first the 
A channel, then B, and at last C. Sub-arbiters are sequential circuits with their 
internal memory (i.e. edge-triggered flip-flops) used to generate and store the queue. 
A combinational logic (i.e. chains of and gates) processes the state and the requests in 
order to select the most priority channel. The outputs of the sub-arbiters Aout, Bout and 
Cout are all „0‟ or mutually exclusive (e.g. if Aout is „1‟, Bout and Cout are „0‟) with the 
output corresponding to the chosen active channel set to „1‟. If new requests arrive 
when another output is active, the sub-arbiter waits for the current selection to be 
completed before changing its state. Looking at the top-level arbiter, the structure of 
priorities is highlighted. Then, priority is wired in the circuit. The sub-arbiters 
communicates among them with a start-stop signaling.  
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Asynchronous logic is exploited in order to minimize energy consumption in both 
logic arbiter and logic controller, implementing a finite state machine (FSM) which 
handles the phases PHA, PHB and PHC. The global reset signal MASTERRESET (Fig. 
56) is used to reset all the logic at the transition between passive and active mode in 
order to avoid false triggering of energy extractions. 
Clock-less digital circuits can exploit their maximum speed without the energy 
overhead necessary for clock signal generation and distribution, which can easily be 
quantified in some μW for a clock frequency of 125 kHz at a supply voltage of 3 V, 
corresponding to a low consumption scenario. An additional drawback of a clocked 
circuit would be the discretization of the converter switching times: low clock 
frequencies would consume less power but would lead to a loss of conversion 
efficiency because of timing inaccuracies. 
 
 
Fig. 56. Simplified schematic of the logic arbiter and logic controller (DC/DC FSM). 
For the sake of simplicity, the generation of VCONVACTIVE has been exemplified for two 
cases. The operations of the ZVS combinational logic is explained in the note.  
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The implemented logic does not provide information on the power levels of each 
source to external devices such as a microcontroller unit (MCU). However, for DC 
sources this could be implemented by: (i) providing the MPP voltage to an ADC of 
the MCU and (ii) by placing a counter for each channel and by incrementing it at 
every energy extraction. Then, through a communication interface, a MCU may read 
such values and their variations over time. 
5.6 Analysis of Maximum Input Power 
The converter has been designed for energy harvesting applications with input 
power ranging from tens to hundreds of μW. Furthermore, the converter is designed 
to operate only in discontinuous conduction mode. However, the converter can work 
with higher power levels if some rules are respected. 
The first and main limitation is the utilization factor DL of the inductor defined in 
(1) as the fraction of time during which the inductor is in use:  
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(5.1) 
In the above equation, tPHA,i and tPHB,i are the durations of phases PHA and PHB 
for the i-th source, and fi is the number of energy extraction cycles per second. In a 
multi-source scenario, DL must be evaluated in order to safely satisfy (5.1). In the 
following derivation, (5.2) and (5.3) assess tPHA for PZ and DC sources respectively. 
Equation (5.4) determines tPHB with the assumption that the inductor current is 
approximated to a ramp and no losses occur while transferring an energy packet ECY 
from the inductor to the capacitor. A more accurate analytical analysis for SECE with 
PZ is provided in [40]. 
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The PZ maximum input power is easily expressed by (5.5), where fPZ is the 
vibration frequency and VPZ=5 V is a circuit constraint. The resulting inductor duty 
cycle is shown in (5.6) in which tPHA is given by (5.2).  
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The same is applied to DC sources and results are shown in (5.7) and (5.8), in 
which fDC is the switching frequency (i.e. the number of energy extraction per second, 
which depends on input power). 
 
   cycleperenergy
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(5.7) 
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From the above equations, a graph showing the maximum input power for a single 
source is provided in Fig. 57 for the chosen 10 mH inductor (Murata 1410604) in 
several configurations: (a) PZ with CP=52 nF with VPZ=5 V; (b) LV source with 
VMPP= 0.75VDC0, VDC0=1 V and Cb=150 μF; (c) LV source with VMPP= 0.50VDC0, 
VDC0=1 V and Cb=120 μF; (d) HV source with VMPP= 0.75VDC0, VDC0=5 V and Cb=180 
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μF; (e) HV source with VMPP= 0.50VDC0, VDC0=5 V and Cb=180 μF. All the above 
configurations have DL=0.9. 
However, the internal switches (with the exclusion of MX1 and MX2 in Fig. 54 with 
RDSon=0.8 Ω) have not been sized for currents of hundreds of mA. Then, because of 
their resistance, the maximum input power is limited to about 5 mW. This limitation 
descends from the SCONV switch in Fig. 52. For DC input power above 5 mW, the 
current in the resonant circuit L-Cb would lead transistors in SCONV to saturation, 
preventing correct energy transfer and, in the end, the functionality of the converter. 
The intrinsic efficiency of converter remains almost the same in the μW to mW range 
because the energy transfers are performed with resonant circuits with a constant 
quality factor. In addition, an increased input power in the mW range makes the IC 
consumption even more negligible and therefore an increase of efficiency is expected.  
Furthermore, the heat generated by losses on switches is not an issue for input power 
of some mW, even if the package has a very high thermal resistance. 
 
 
Fig. 57. Graph showing the theoretical maximum input power that can be handled by 
the converter operating with a single source. 
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5.7 Experimental Results 
The proposed heterogeneous multi-source converter has been designed and 
fabricated in a 0.32 μm BCD technology from STMicroelectronics. A micrograph is 
shown in Fig. 58, and the die measures 2142 μm on each side with an overall area of 
about 4.6 mm
2
.  
 
 
A functional test setup with the converter test board, two Q220-A4-303YB 
transducers from Piezo Systems with 7 g tip masses, an Ixys KXOB22-01X8 PV cell 
and a Micropelt MPG-D751 TEG is shown on the left of Fig. 59. On the right of Fig. 
59, waveforms of acquired input voltages are shown with a forced external load 
consuming 40.5 μW (13.4 μA at VST=3 V) with the following input conditions 
applied: a fingertip heating the TEG at room temperature, typical indoor office 
illumination and the PZ driven with an acceleration with aRMS = 0.2g at 60 Hz. 
5.7.1 Static consumption 
An additional performed measurement is the quiescent current IDDq of the 
converter. The IC was supplied with an external voltage provided by a Keithley 2601 
SMU, which also measured the corresponding drawn current. Two cases have been 
 
 
Fig. 58. Die micrograph of the IC. Each side, including the 64-pad padring, measures 
2142 μm. 
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evaluated in order to account for the different possible sign of PZ voltage VPZ, which 
has been forced as VPZ = ±1 V externally and VDC = 1 V for HV DC inputs while 
VDC = 1 V for LV DC inputs. The results, obtained on a fabricated device, are shown 
on top of Fig. 60 and point out an overall value of 431 nA, at VDD=VST=3 V, 
corresponding to an average value of 47.9 nA per source. This remarkable result of 
 
 
 
 
Fig. 59. (top) Setup for functional tests and (bottom) acquired waveforms showing: 
MPPT on the DC HV and LV channels and the sliced sinusoid resulting from SECE 
from a PZ. 
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143.7 nW of static power per source is of vital importance in self-supplied energy-
limited applications and is considerably lower with respect to other ICs for harvesting 
[41], [89]which have a static consumption for a single source of about 1.5 μW. The 
generated Iref is inferred from obtained data and is compared with simulations on 
bottom of Fig. 60, in which a satisfactory matching is observed. However, Iref exhibits 
a stronger dependence on VDD than expected. 
The converter is able to operate without a pre-charged energy reservoir as 
illustrated in Fig. 50 and therefore is suitable for battery-less applications. The 
minimum VST for active operation is VST≥1.38 V. Hence, because of the internal 
diodes at least one of the PZ and HV sources should provide a voltage higher than 
1.65 V. Once the system switches to active operation such value is decreased down to 
about 0.7 V for PZ and 1 V for HV DC sources, while the lower limit for LV sources 
is about 60 mV, mainly due to the intrinsic ±28 mV hysteresis of the comparator in 
their interface circuit. 
 
 
 
 
Fig. 60. (top) Quiescent current IDDq drawn by the IC in an idle state (no conversions 
are performed) with PZ inputs polarized with +1 V or -1V and VDC = 1 V for HV DC 
inputs while VDC = 1 V for LV DC inputs (bottom) Comparison between inferred and 
simulated Iref. 
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5.7.2 Conversion efficiency 
A third experiment has been performed in order to assess converter efficiency η as 
the ratio between the power output on VST pin (i.e. power drawn from load, emulated 
with a Keithley 2601 SMU, and self-consumption from VDD pin) and analytical input 
power. Fig. 61 shows the obtained efficiency for single source operation. The PZ was 
emulated with a VPZ = 4.42 V peak voltage sinusoid on a CP = 47.7 nF at fPZ = 64 Hz, 
corresponding to a Q220-A4-303YB with a 7 g tip mass stimulated at 64 Hz with 
aRMS = 0.164g. The HV-DC source has been emulated with VDC0 = 2.7 V and RS = 32.9 
kΩ to imitate a Sanyo AM1407 solar cell in standard laboratory light (about 300 lux), 
whereas the LV-DC source has been emulated with VDC0 = 330 mV and RS = 264 Ω to 
simulate a Micropelt MPG-D751 TEG chip at room temperature with a thermal 
gradient of approximately 3 °C. Input power has been calculated with (5) and (7) as 
59 μW for PZ, 55 μW for HV-DC, and 101 μW for LV-DC. The external components 
used in the setup are: CST = 66 μF, L = 10 mH, CbHV1 = 2.7 μF and CbLV = 22 μF. The 
leakage of CST was found to be < 1 nA and therefore has not been considered. 
 
 
 
 
 
Fig. 61. Efficiency of the converter for each input channel type. 
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Fig. 62. Measured efficiency and current absorbed for different input configurations: 
(top) single PZ, (middle) single HV DC, (bottom) single LV DC. 
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The efficiency of the converter and its energy consumption have been investigated 
for other input configurations. Fig. 62 shows the obtained efficiency results for the 
converter operating with a single channel, PZ, DC HV and DC LV respectively and 
for the converter consumption during such measures. The used set-up is the same 
used in previous experiments with emulated sources and parameters and external 
components are listed in Fig. 62. The graphs show that the efficiency is in substantial 
agreement with Fig. 61 and variations are mainly due to variations of source 
characteristics (input power, frequency). The peak efficiency for PZ is 89.6% with 
input power ranging from 6.9 μW to 111 μW, 81% for HV DC channels with input 
power ranging from 30 μW to 122 μW, and 63.8% for LV DC channels with input 
power ranging from 21 μW to 116 μW. 
5.7.3 Dynamic consumption 
The energy absorbed by the IC in the aforementioned conditions has been 
measured by connecting a shunt resistor on the VDD pin and by subtracting IDDq from 
the resulting average current. The corresponding power was divided by the 
conversion frequency. The resulting energy consumption Ecycle per energy extraction 
is illustrated in Fig. 63 for each channel. The data show that the energy spent for an 
energy extraction cycle is only a small part of the available energy. In particular, in 
the tested scenario and in the worst condition (VDD = VST = 5 V) the IC uses only the 
2.36%, 2.75% and 2.48% of the energy per extraction cycle available respectively 
from PZ, HV-DC and LV-DC. Moreover, the energy usage follows a quadratic law, 
and then the amount of energy consumed at VDD = VST = 3 V is even lower: 0.38%, 
0.78% and 0.58% respectively. A comparison of energy consumption, losses and 
usable harvested energy is illustrated in Fig. 64.  
The measurements on dynamic power absorbed by the converter are consistent for 
all the configurations. For example the energy used by the converter for a single 
energy extraction from a PZ agrees with data in Fig. 63 (Ecycle  12 nJ at VST = 5 V, 
and Ecycle  5 nJ at VST = 5 V). The same holds for DC channels (for example in LV 
channels Ecycle  4.5 nJ at VST=5 V, and Ecycle  2 nJ at VST = 4 V). 
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Fig. 63. Energy consumed during a single energy conversion. 
 
 
Fig. 64. Break-down of all contributions of the power conversion process for PZ, HV 
and LV DC sources. PDDq is the static power of the converter due to IDDq, PDDdyn is the 
dynamic power associated to energy extraction cycles, PLOAD is the net output power, 
and PLOSS is the power lost in the conversion process. 
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5.7.4 Input power boundaries 
The nano-power design of the IC allows very weak source to supply and keep 
fully-functional the converter. The minimum required power, once the converter has 
switched to active-mode, was found to be about 3 μW with the above mentioned 
transducers. In a non-optimal case the converter can be supplied by a single PZ 
(Q220-A4-303YB PZ from Piezo Systems) driven at 60 Hz with an acceleration 
arms=0.04g with a 7g tip mass or, similarly, with a Micropelt MPG-D751 TEG chip 
with less than 1 K between its plates (generating VDC0=60 mV). In an further 
measurement, a stable working condition at VST = 1.5 V, using the previously reported 
external components (CbLV=22 μF, CST=33 μF, L=10 mH), was achieved with a drawn 
power of 0.77 μW by emulating a LV DC source with VDC0=400 mV and RS=52 kΩ 
which represents the minimum input power for a single source to keep the converter 
active.  
The maximum power capabilities of the IC have also been investigated 
experimentally. By emulating a LV DC source with VDC0 = 850 mV and RS = 55.1 Ω, 
which results in an input power of 3.275 mW, the converter was able to output 
2.124 mW at VST=3 V with a 64.8% efficiency. The obtained efficiency agrees with 
the values in Fig. 61. The measurement was carried out with Cb=69 μF, the frequency 
of energy extraction was 1540 Hz and the duty-cycle DL of the inductor was about 
93%. 
5.7.5 Summary 
The obtained results from experimental measurements highlight two main causes 
for energy losses: resistivity (of switches, mainly) and back-current in the inductor 
due to inaccuracies in ZCS. 
The first issue depends on the resistance of the inductor L (which is related to 
inductor size) and on the sizing of all the integrated switches in the IC, for which a 
die area constraint applies. 
The second issue is due to delays in detecting the zero current condition in L (i.e. 
the end of phase PHB) and could be partially mitigated by increasing the tail current 
of comparator CMPI in the buck-boost core.  
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The obtained results are summarized in Table VI, and they are compared to the 
other realizations of integrated power converters for energy harvesting applications 
with multi-source capabilities. Future work may consider the optimization of switch 
sizing in order to reduce their on-resistance at the cost of a larger die area. 
 
 
 
 
TABLE VI. COMPARISON OF MULTI-SOURCE INTEGRATED CONVERTER FOR ENERGY 
HARVESTING.  
Parameter [66]  [25] This work 
Technology 
0.35 μm HV 
CMOS 
0.8 μm SOI 
0.35 μm CMOS 0.32 μm BCD 
Input channels 2 3 9 
Type of sources PZ, TEG Piezoelectric, TEG, PV 
Piezoelectric, 
 TEG, PV, RF 
Voltage Range ≥4 V 
PZ: 1.5-5 V 
TEG: 0.02-0.16 V 
PV: 0.15-0.75 V 
PZ: 0.7-5 V 
LV: 0.1-1 V 
 HV: 1-5 V 
Converter type Rectifier + LDO Switching Switching 
Peak Efficiency 66 % 83 % 89.6 % 
Quiescent current 300 nA 1.5 μA (5μW at 3.3 V) 431 nA 
MPPT type n.a. Hill-Climbing 
FOCV (DC),  
SECE (PZ) 
Maximum Output 
Voltage 
> 4 V (2.4 V 
regulated) 
3.3 V 5 V 
Maximum Output 
Power 
n.a. 2.5 mW 2.12 mW 
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Conclusions 
The work leading to this thesis has been focused on the design on nano-power 
converters and power management circuits tailored for energy harvesting 
applications. The requirements and intrinsic limitations of the available energy 
sources led to the design and manufacturing of three ICs:  
o a converter for vibrational energy harvesting implementing SECE and 
introducing RCI and TWS;  
o a power management circuit for low voltage DC energy harvesting which 
includes a low voltage buck-boost converter with TWS, an inductor-less 
start-up circuit and a linear output regulator; 
o a buck-boost converter for multiple and heterogeneous energy sources with 
a single shared inductor able to extract energy from up to 9 independent 
transducers. 
The results obtained from experimental validations showed that the ICs advance 
the actual state-of-the-art in the research field of integrated converters for energy 
harvesting. The conversion efficiency is kept at an high value (over 70%) even with 
very low intrinsic consumptions, below the μW. Sub μW operation has been 
demonstrated for both vibrational energy harvesting and DC energy harvesting. 
Due to extreme power limitations, and in order to achieve very low intrinsic 
consumptions, several aspects have been taken into account at the design stage. Any 
sub-circuit has been designed to strictly meet the requirements of its macro-function, 
avoiding general-purpose designs with oversized performances. Moreover, silicon 
integration easily allows the dynamic variation of the bias current of circuits. Such 
variation has also been taken to the extreme, with the complete turn-off of a sub-
circuit when it is not in use. The drawback of this techniques is a more complex 
design and, in wider terms, the reduction of energy consumption in this ultra-low-
power applications reflects into further efforts at the design stage. 
Self-supplied and battery-less systems exhibit a further degree of complexity. A 
stable power supply is missing in such systems and each sub-circuit has to deal with 
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several variable voltages, and moreover the highest voltage is unknown and may 
continuously change (e.g. the PZ voltage has a wide swing at each oscillation period). 
Hence, providing the correct supply voltage to each block is essential for correct 
operation of both analog circuits and drivers of power switches. Furthermore, the 
choice of the correct supply voltage is critical as errors may originate the turn-on of 
parasitic devices, deteriorating efficiency and even stopping converter operation. 
The static current (i.e. leakage) of CMOS digital circuits is not an issue for the 
small digital blocks used in the designed converter, in the order of some hundreds of 
gates. At those levels, the main source of energy consumption is the clock generation 
(and distribution). Furthermore, the clock frequency should be dynamically changed 
to comply with timing variations of the different phases (i.e. PHA, PHB and PHC) of 
the energy extraction process. The design of asynchronous controllers and FSMs 
prevents such issues and allows a significant reduction of intrinsic consumptions of 
logic circuits. One more time, the adoption of asynchronous logic circuits introduces 
further complexity at the design stage. 
A trade-off among efficiency, power consumption and inductor size is mandatory. 
The working principle of the designed converters is based on the energy transfer 
between two LCR circuits. Inductors with a small footprint have typically a low 
inductance value (tens of μH) which are not compatible with ultra-low-power 
applications. With smaller inductors (i.e. L < 10 mH) the time required for energy 
transfer is reduced, and hence the bias current of analog circuitry managing the 
energy extraction phases (ZVS and ZCS circuits) must be boosted, increasing the 
power consumption of the converter. In case of input power over the mW, smaller 
inductors can be used, leading to an increase of efficiency and also of energy 
consumption. However, the overall power budget is positive. In ultra-low-power 
scenarios (i.e. input power of some μW), large inductors are required as the benefit 
on conversion efficiency given by a smaller inductor would not balance the increment 
of intrinsic consumptions, leading to a negative power budget. 
The use of a more recent silicon technology (e.g. 0.18 μm) would improve the 
performances of the converters, especially in the case of energy harvesting from low 
voltage DC sources. The converter performances would benefit from lower switch on-
resistance, lower parasitic, lower transistor MOSFET threshold voltage (i.e. lower 
   97
operative voltage, and hence power consumption). On the other hand, the maximum 
voltage allowed by technologies is reduced as the geometries shrink, and thus a more 
recent process is best suited for energy harvesting from low voltage energy sources 
(e.g. single PV cells or TEGs). Since the voltage of a PZ under stress can easily reach 
5 V (up to tens of V), recent silicon technologies are not recommended as they are 
designed to work at 1.8 V or 3.3 V. 
Future works may include further optimizations at the circuital level, with two 
main key aspects: 
o reduction of the on-resistance of the switches in power path, at the cost of 
more silicon usage and an increase of dynamic power; 
o improvement of the ZCS circuit, responsible for efficiency degradation for 
VST > 3.5 V.  
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